diff options
| author | Guodong Xu <guodong.xu@oss.qualcomm.com> | 2026-09-20 03:18:25 -0400 |
|---|---|---|
| committer | Paul Walmsley <pjw@kernel.org> | 2026-10-08 15:24:48 -0600 |
| commit | 7c4752c60f99be4a9a4c573ba86eacbe5d3cc823 (patch) | |
| tree | 548e12e14673621d5d9dc83148cbbc286c121fb5 /scripts/basic/split-include.c | |
| parent | 7493567982b0786069bf5a0754c96e940ae4978c (diff) | |
| download | linux-7c4752c60f99be4a9a4c573ba86eacbe5d3cc823.tar.gz linux-7c4752c60f99be4a9a4c573ba86eacbe5d3cc823.zip | |
riscv: dts: spacemit: k3: Add Zic64b ISA extension
The K3 X100 cores have 64-byte cache blocks, already described by their
cbom/cbop/cboz-block-size of 64, so they implement Zic64b, a mandatory
RVA23 extension. Declare it in each core's riscv,isa-extensions.
Reviewed-by: Yixun Lan <dlan@kernel.org>
Signed-off-by: Guodong Xu <guodong.xu@oss.qualcomm.com>
Link: https://patch.msgid.link/20260920-rva23u64-hwprobe-v2-v8-5-5f14bc5c23d3@oss.qualcomm.com
Signed-off-by: Paul Walmsley <pjw@kernel.org>
Diffstat (limited to 'scripts/basic/split-include.c')
0 files changed, 0 insertions, 0 deletions