diff options
| author | Luca Weiss <luca.weiss@fairphone.com> | 2026-08-07 09:46:05 +0200 |
|---|---|---|
| committer | Bjorn Andersson <andersson@kernel.org> | 2026-08-31 15:05:31 -0500 |
| commit | 62bbf7ed9ad97c17377377aae50b7ea7feb9464e (patch) | |
| tree | bbf745d317eea14027335676b9d4d8e9a047c990 /tools/lib/python | |
| parent | 5ffd02d16f4e2f0566b8f31d5610538987e1944c (diff) | |
| download | linux-next-62bbf7ed9ad97c17377377aae50b7ea7feb9464e.tar.gz linux-next-62bbf7ed9ad97c17377377aae50b7ea7feb9464e.zip | |
clk: qcom: gcc-hawi: Fix always-enabling PCIE_RSCC clocks
The critical_cbrcrs array will get qcom_branch_set_clk_en() called on
each entry which will set BIT(0) to enable the clock. This is however
wrong for these two PCIE_RSCC clocks which need BIT(20) and BIT(21) set
respectively to enable them.
Fixes: 67121dad6cba ("clk: qcom: Add support for global clock controller on Hawi")
Signed-off-by: Luca Weiss <luca.weiss@fairphone.com>
Link: https://lore.kernel.org/r/20260807-various-pcie-clk-fix-v1-2-5caf78a599d7@fairphone.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org>
Diffstat (limited to 'tools/lib/python')
0 files changed, 0 insertions, 0 deletions