summaryrefslogtreecommitdiff
path: root/arch/riscv/include/asm/bitrev.h
blob: 4b9b8d34cc3b2e939f1ba34978dfd777d8d59544 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef __ASM_BITREV_H
#define __ASM_BITREV_H

#include <linux/types.h>
#include <asm/cpufeature-macros.h>
#include <asm/hwcap.h>
#include <asm-generic/bitops/__bitrev.h>

static __always_inline __attribute_const__ u32 __arch_bitrev32(u32 x)
{
	unsigned long result;

	if (!riscv_has_extension_likely(RISCV_ISA_EXT_ZBKB))
		return generic___bitrev32(x);

	asm volatile(
		".option push\n"
		".option arch,+zbkb\n"
		"rev8 %0, %1\n"
		"brev8 %0, %0\n"
		".option pop"
		: "=r" (result) : "r" ((long)x)
	);

	return result >> (__riscv_xlen - 32);
}

static __always_inline __attribute_const__ u16 __arch_bitrev16(u16 x)
{
	return __arch_bitrev32(x) >> 16;
}

static __always_inline __attribute_const__ u8 __arch_bitrev8(u8 x)
{
	unsigned long result;

	if (!riscv_has_extension_likely(RISCV_ISA_EXT_ZBKB))
		return generic___bitrev8(x);

	asm volatile(
		".option push\n"
		".option arch,+zbkb\n"
		"brev8 %0, %1\n"
		".option pop"
		: "=r" (result) : "r" ((long)x)
	);

	return result;
}
#endif