summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/rockchip/rk3328-nanopi-r2s-plus.dts
blob: 8ae9b755081665fd691b79c8176ba5fb9dd29847 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * (C) Copyright 2018 FriendlyElec Computer Tech. Co., Ltd.
 * (http://www.friendlyarm.com)
 *
 * (C) Copyright 2016 Rockchip Electronics Co., Ltd
 */

/dts-v1/;

#include "rk3328-nanopi-r2s.dtsi"

/ {
	compatible = "friendlyarm,nanopi-r2s-plus", "rockchip,rk3328";
	model = "FriendlyElec NanoPi R2S Plus";

	aliases {
		mmc1 = &emmc;
	};
};

&emmc {
	bus-width = <8>;
	cap-mmc-highspeed;
	disable-wp;
	mmc-hs200-1_8v;
	non-removable;
	num-slots = <1>;
	pinctrl-names = "default";
	pinctrl-0 = <&emmc_clk &emmc_cmd &emmc_bus8>;
	supports-emmc;
	status = "okay";
};

&gmac2io {
	phy-handle = <&rtl8211e>;
	tx_delay = <0x24>;
	rx_delay = <0x18>;

	mdio {
		rtl8211e: ethernet-phy@1 {
			reg = <1>;
			pinctrl-0 = <&eth_phy_reset_pin>;
			pinctrl-names = "default";
			reset-assert-us = <10000>;
			reset-deassert-us = <50000>;
			reset-gpios = <&gpio1 RK_PC2 GPIO_ACTIVE_LOW>;
		};
	};
};