开源镜像站
帮助
动态
GitHub
index
:
lwn.git
alabaster
automarkup
doc/4.4
doc/4.8-fixes
doc/4.9
doc/asciidoc
doc/sphinx
docs-fixes
docs-mw
docs-next
docs-next-merge
header-removal
master
next
Linux kernel documentation tree maintained by Jonathan Corbet
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
zynqmp
/
divider.c
Age
Commit message (
Expand
)
Author
2023-12-16
drivers: clk: zynqmp: update divider round rate logic
Jay Buddhabhatti
2022-08-22
clk: zynqmp: Add a check for NULL pointer
Shubhrajyoti Datta
2022-08-22
clk: zynqmp: make bestdiv unsigned
Shubhrajyoti Datta
2022-01-24
clk: zynqmp: replace warn_once with pr_debug for failed clock ops
Michael Tretter
2021-06-28
clk: zynqmp: Handle divider specific read only flag
Rajan Vaja
2021-06-28
clk: zynqmp: Use firmware specific divider clock flags
Rajan Vaja
2021-06-28
clk: zynqmp: Use firmware specific common clock flags
Rajan Vaja
2021-02-11
clk: zynqmp: divider: Add missing description for 'max_div'
Lee Jones
2020-06-10
Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...
Linus Torvalds
2020-05-26
clk: zynqmp: Make zynqmp_clk_get_max_divisor static
YueHaibing
2020-05-26
clk: zynqmp: Update fraction clock check from custom type flags
Tejas Patel
2020-05-26
clk: zynqmp: Fix divider2 calculation
Tejas Patel
2020-05-26
clk: zynqmp: Limit bestdiv with maxdiv
Rajan Vaja
2020-04-28
firmware: xilinx: Remove eemi ops for clock_getdivider
Rajan Vaja
2020-04-28
firmware: xilinx: Remove eemi ops for clock_setdivider
Rajan Vaja
2020-04-28
firmware: xilinx: Remove eemi ops for query_data
Rajan Vaja
2020-01-23
clk: zynqmp: Add support for clock with CLK_DIVIDER_POWER_OF_TWO flag
Tejas Patel
2020-01-23
clk: zynqmp: Fix divider calculation
Rajan Vaja
2020-01-23
clk: zynqmp: Add support for get max divider
Rajan Vaja
2019-04-11
clk: zynqmp: fix check for fractional clock
Michael Tretter
2019-04-11
clk: zynqmp: do not export zynqmp_clk_register_* functions
Michael Tretter
2019-04-11
drivers: clk: zynqmp: Allow zero divisor value
Rajan Vaja
2018-10-09
drivers: clk: Add ZynqMP clock driver
Jolly Shah