summaryrefslogtreecommitdiff
path: root/arch/x86/include/asm/tlbflush.h
AgeCommit message (Expand)Author
2019-07-24x86/mm: Avoid redundant interrupt disable in load_mm_cr4()Jan Kiszka
2019-05-06Merge branch 'x86-mm-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/...Linus Torvalds
2019-04-30mm/tlb: Provide default nmi_uaccess_okay()Nadav Amit
2019-03-29x86/mm/tlb: Define LOADED_MM_SWITCHING with pointer-sized numberJann Horn
2018-11-28x86/speculation: Prepare for conditional IBPB in switch_mm()Thomas Gleixner
2018-10-29x86/mm/pat: Disable preemption around __flush_tlb_all()Sebastian Andrzej Siewior
2018-10-09x86/mm/tlb: Add freed_tables element to flush_tlb_infoRik van Riel
2018-10-09x86/mm/tlb: Add freed_tables argument to flush_tlb_mm_rangeRik van Riel
2018-10-09x86/mm/tlb: Always use lazy TLB modeRik van Riel
2018-10-09x86/mm: Page size aware flush_tlb_mm_range()Peter Zijlstra
2018-08-31x86/nmi: Fix NMI uaccess race against CR3 switchingAndy Lutomirski
2018-08-23x86/mm: Only use tlb_remove_table() for paravirtPeter Zijlstra
2018-08-22x86/mm/tlb: Revert the recent lazy TLB patchesPeter Zijlstra
2018-07-17x86/mm/tlb: Always use lazy TLB modeRik van Riel
2018-07-17x86/mm/tlb: Leave lazy TLB mode at page table free timeRik van Riel
2018-04-05x86/mm: Fix bogus warning during EFI bootup, use boot_cpu_has() instead of th...Sai Praneeth
2018-02-15x86/mm: Rename flush_tlb_single() and flush_tlb_one() to __flush_tlb_one_[use...Andy Lutomirski
2018-01-30x86/speculation: Use Indirect Branch Prediction Barrier in context switchTim Chen
2018-01-14Merge branch 'x86-pti-for-linus' of git://git.kernel.org/pub/scm/linux/kernel...Linus Torvalds
2018-01-14x86/pti: Fix !PCID and sanitize definesThomas Gleixner
2017-12-31Merge branch 'x86-pti-for-linus' of git://git.kernel.org/pub/scm/linux/kernel...Linus Torvalds
2017-12-31x86/mm: Remove preempt_disable/enable() from __native_flush_tlb()Thomas Gleixner
2017-12-29Merge branch 'x86-pti-for-linus' of git://git.kernel.org/pub/scm/linux/kernel...Linus Torvalds
2017-12-23x86/mm: Clarify the whole ASID/kernel PCID/user PCID namingPeter Zijlstra
2017-12-23x86/mm: Use INVPCID for __native_flush_tlb_single()Dave Hansen
2017-12-23x86/mm: Use/Fix PCID to optimize user/kernel switchesPeter Zijlstra
2017-12-23x86/mm: Allow flushing for future ASID switchesDave Hansen
2017-12-23Merge branch 'x86-pti-for-linus' of git://git.kernel.org/pub/scm/linux/kernel...Linus Torvalds
2017-12-22x86/mm: Create asm/invpcid.hPeter Zijlstra
2017-12-22x86/mm: Put MMU to hardware ASID translation in one placeDave Hansen
2017-12-22x86/mm: Remove hard-coded ASID limit checksDave Hansen
2017-12-22x86/mm: Move the CR3 construction functions to tlbflush.hDave Hansen
2017-12-22x86/mm: Add comments to clarify which TLB-flush functions are supposed to flu...Peter Zijlstra
2017-12-22x86/mm: Remove superfluous barriersPeter Zijlstra
2017-12-22x86/microcode: Dont abuse the TLB-flush interfacePeter Zijlstra
2017-11-25x86/tlb: Disable interrupts when changing CR4Nadav Amit
2017-11-25x86/tlb: Refactor CR4 setting and shadow writeNadav Amit
2017-11-02License cleanup: add SPDX GPL-2.0 license identifier to files with no licenseGreg Kroah-Hartman
2017-10-18x86/mm: Remove debug/x86/tlb_defer_switch_to_init_mmAndy Lutomirski
2017-10-18x86/mm: Tidy up "x86/mm: Flush more aggressively in lazy TLB mode"Andy Lutomirski
2017-10-14x86/mm: Flush more aggressively in lazy TLB modeAndy Lutomirski
2017-09-06x86/mm: Reinitialize TLB state on hotplug and resumeAndy Lutomirski
2017-07-25x86/mm: Implement PCID based optimization: try to preserve old TLB entries us...Andy Lutomirski
2017-07-05x86/mm: Enable CR4.PCIDE on supported systemsAndy Lutomirski
2017-07-05x86/mm: Rework lazy TLB mode and TLB freshness trackingAndy Lutomirski
2017-07-05x86/mm: Track the TLB's tlb_gen and update the flushing algorithmAndy Lutomirski
2017-07-05x86/mm: Give each mm TLB flush generation a unique IDAndy Lutomirski
2017-06-22x86/mm: Remove reset_lazy_tlbstate()Andy Lutomirski
2017-06-13x86/mm: Split read_cr3() into read_cr3_pa() and __read_cr3()Andy Lutomirski
2017-06-05x86/mm: Rework lazy TLB to track the actual loaded mmAndy Lutomirski