summaryrefslogtreecommitdiff
path: root/arch/riscv/kernel/cacheinfo.c
AgeCommit message (Expand)Author
2024-10-25riscv: Prevent a bad reference count on CPU nodesMiquel Sabaté Solà
2024-09-15riscv: cacheinfo: Add back init_cache_level() functionSteffen Persvold
2024-07-24riscv: cacheinfo: initialize cacheinfo's level and type from ACPI PPTTYunhui Cui
2024-07-24riscv: cacheinfo: remove the useless input parameter (node) of ci_leaf_init()Yunhui Cui
2023-04-28Merge tag 'riscv-for-linus-6.4-mw1' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds
2023-04-13riscv: cacheinfo: Adjust includes to remove of_device.hRob Herring
2023-04-11Revert "riscv: Set more data to cacheinfo"Song Shuai
2023-01-18arch_topology: Build cacheinfo from primary CPUPierre Gondois
2023-01-17cacheinfo: Use RISC-V's init_cache_level() as generic OF implementationPierre Gondois
2021-09-01drivers: base: cacheinfo: Get rid of DEFINE_SMP_CALL_CACHE_FUNCTION()Thomas Gleixner
2021-01-12riscv: cacheinfo: Fix using smp_processor_id() in preemptibleKefeng Wang
2020-09-15riscv: Add cache information in AUX vectorZong Li
2020-09-15riscv: Set more data to cacheinfoZong Li
2020-05-20riscv: cacheinfo: Implement cache_get_priv_group with a generic ops structureYash Shah
2019-06-05treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 286Thomas Gleixner
2018-12-21RISC-V: Fix of_node_* refcountAtish Patra
2018-10-22RISC-V: Don't set cacheinfo.{physical_line_partition,attributes}Palmer Dabbelt
2018-05-17drivers: base: cacheinfo: setup DT cache properties earlyJeremy Linton
2017-09-26RISC-V: Init and Halt CodePalmer Dabbelt