summaryrefslogblamecommitdiff
path: root/include/asm-v850/v850e_cache.h
blob: aa7d7eb9da50aaf5490060f918543090f5450b38 (plain) (tree) 
1da177e4c3f4
















































1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
















































                                                                           
/*
 * include/asm-v850/v850e_cache.h -- Cache control for V850E cache memories
 *
 *  Copyright (C) 2001,03  NEC Electronics Corporation
 *  Copyright (C) 2001,03  Miles Bader <miles@gnu.org>
 *
 * This file is subject to the terms and conditions of the GNU General
 * Public License.  See the file COPYING in the main directory of this
 * archive for more details.
 *
 * Written by Miles Bader <miles@gnu.org>
 */

/* This file implements cache control for the rather simple cache used on
   some V850E CPUs, specifically the NB85E/TEG CPU-core and the V850E/ME2
   CPU.  V850E2 processors have their own (better) cache
   implementation.  */

#ifndef __V850_V850E_CACHE_H__
#define __V850_V850E_CACHE_H__

#include <asm/types.h>


/* Cache control registers.  */
#define V850E_CACHE_BHC_ADDR	0xFFFFF06A
#define V850E_CACHE_BHC		(*(volatile u16 *)V850E_CACHE_BHC_ADDR)
#define V850E_CACHE_ICC_ADDR	0xFFFFF070
#define V850E_CACHE_ICC		(*(volatile u16 *)V850E_CACHE_ICC_ADDR)
#define V850E_CACHE_ISI_ADDR	0xFFFFF072
#define V850E_CACHE_ISI		(*(volatile u16 *)V850E_CACHE_ISI_ADDR)
#define V850E_CACHE_DCC_ADDR	0xFFFFF078
#define V850E_CACHE_DCC		(*(volatile u16 *)V850E_CACHE_DCC_ADDR)

/* Size of a cache line in bytes.  */
#define V850E_CACHE_LINE_SIZE	16

/* For <asm/cache.h> */
#define L1_CACHE_BYTES		V850E_CACHE_LINE_SIZE


#if defined(__KERNEL__) && !defined(__ASSEMBLY__)
/* Set caching params via the BHC, ICC, and DCC registers.  */
void v850e_cache_enable (u16 bhc, u16 icc, u16 dcc);
#endif /* __KERNEL__ && !__ASSEMBLY__ */


#endif /* __V850_V850E_CACHE_H__ */