summaryrefslogblamecommitdiff
path: root/arch/arm/mach-socfpga/core.h
blob: 18f01190dcfd423d3e8f9ac23408f26af1b729c8 (plain) (tree) 
1a59d1b8e05e ^

9c4566a117a6 ^


44fd8c7d4005 ^

9c4566a117a6 ^





5c04b57fe33c ^

d686ce4204c5 ^

5c04b57fe33c ^



cd871d517d46 ^

45be0cdb5323 ^


5c04b57fe33c ^




d686ce4204c5 ^


4d1138380ed6 ^

7cc5a5d3cd4c ^

ff6fd1478c53 ^

c5fb04cc96c1 ^

9c4566a117a6 ^

5c04b57fe33c ^


44fd8c7d4005 ^




5c04b57fe33c ^

187bea472600 ^

9c4566a117a6 ^

3a4356c0c042 ^

d6dd735f4bda ^

de04261d5ac2 ^

9c4566a117a6 ^


1

2
3

4

5
6
7
8
9

10

11

12
13
14

15

16
17

18
19
20
21

22
23

24

25

26

27

28

29
30

31
32
33
34

35

36

37

38

39

40

41
42

                                               

                                              
                                             




                     
                                    
                                            


                                            
                                           

                                            



                                                                

                                                                
                               
                                  
                                       
                                          
 

                                           



                                                  
 
                                                               
 
                                            
 
                                          

      
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * Copyright 2012 Pavel Machek <pavel@denx.de>
 * Copyright (C) 2012-2015 Altera Corporation
 */

#ifndef __MACH_CORE_H
#define __MACH_CORE_H

#define SOCFPGA_RSTMGR_CTRL	0x04
#define SOCFPGA_RSTMGR_MODMPURST	0x10
#define SOCFPGA_RSTMGR_MODPERRST	0x14
#define SOCFPGA_RSTMGR_BRGMODRST	0x1c

#define SOCFPGA_A10_RSTMGR_CTRL		0xC
#define SOCFPGA_A10_RSTMGR_MODMPURST	0x20

/* System Manager bits */
#define RSTMGR_CTRL_SWCOLDRSTREQ	0x1	/* Cold Reset */
#define RSTMGR_CTRL_SWWARMRSTREQ	0x2	/* Warm Reset */

#define RSTMGR_MPUMODRST_CPU1		0x2     /* CPU1 Reset */

void socfpga_init_l2_ecc(void);
void socfpga_init_ocram_ecc(void);
void socfpga_init_arria10_l2_ecc(void);
void socfpga_init_arria10_ocram_ecc(void);

extern void __iomem *sys_manager_base_addr;
extern void __iomem *rst_manager_base_addr;
extern void __iomem *sdr_ctl_base_addr;

u32 socfpga_sdram_self_refresh(u32 sdr_base);
extern unsigned int socfpga_sdram_self_refresh_sz;

extern char secondary_trampoline[], secondary_trampoline_end[];

extern unsigned long socfpga_cpu1start_addr;

#define SOCFPGA_SCU_VIRT_BASE   0xfee00000

#endif