blob: 7c64c84cb1beb273028ffb6b00e861b3fe334e83 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
|
/* SPDX-License-Identifier: MIT */
/*
* Copyright © 2026 Intel Corporation
*/
#ifndef __INTEL_DIP_H__
#define __INTEL_DIP_H__
#include "intel_display_device.h"
/*
* Video DIP (Data Island Packet) helpers.
*
* This file contains helpers for programming video DIP related hardware.
*
* TODO: Currently, this is only used for programming EMP_AS_SDP_TL i.e. to
* program Transmission Line for HDMI 2.1 Extended Metadata Packet (EMP) and
* DP Adaptive Sync (AS) Secondary Data Packet (SDP). However, all low level
* DIP buffer read/write and related helpers should be extracted here later.
*/
struct intel_crtc_state;
/*
* EMP AS SDP TL: Extended Metadata Packet (EMP) Adaptive Sync (AS)
* Secondary Data Packet (SDP) Transmission Line (TL).
*
* Starting with BMG (display ver 14.01) and LNL+ (display ver 20+),
* the AS SDP transmission line is programmable via the EMP AS SDP TL
* register.
*/
#define HAS_EMP_AS_SDP_TL(__display) (DISPLAY_VERx100(__display) == 1401 || \
DISPLAY_VER(__display) >= 20)
/*
* CMN SDP TL: Common Secondary Data Packet Transmission Line.
*
* Xe3p_lpd introduces new register CMN_SDP_TL to program a common SDP
* Transmission line that will be used by the Hardware to position the
* SDPs. Along with this, another new register CMN_SDP_TL_STGR_CTL is
* also added to stagger the different SDPs.
*/
#define HAS_COMMON_SDP_TL(__display) (DISPLAY_VER(__display) >= 35)
u16 intel_dip_read_emp_as_sdp_tl(const struct intel_crtc_state *crtc_state);
void intel_dip_write_emp_as_sdp_tl(const struct intel_crtc_state *crtc_state);
void intel_dip_sdp_tl_compute_config_late(struct intel_crtc_state *crtc_state);
void intel_dip_sdp_transmission_line_get_config(struct intel_crtc_state *crtc_state);
void intel_dip_cmn_sdp_transmission_line_enable(const struct intel_crtc_state *crtc_state);
void intel_dip_cmn_sdp_transmission_line_disable(const struct intel_crtc_state *old_crtc_state);
#endif /* __INTEL_DIP_H__ */
|