summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_services.c
blob: 23f1db81a15447226f3e420cde3ddabb0b302caf (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
//SPDX-License-Identifier: MIT
/*
 * Copyright 2015 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 * Authors: AMD
 *
 */

#include <linux/string.h>
#include <linux/acpi.h>

#include <drm/drm_probe_helper.h>
#include <drm/amdgpu_drm.h>
#include "dm_services.h"
#include "amdgpu.h"
#include "amdgpu_dm.h"
#include "amdgpu_dm_backlight.h"
#include "amdgpu_dm_irq.h"
#include "amdgpu_pm.h"
#include "amdgpu_dm_trace.h"
#include "dm_helpers.h"

#if IS_ENABLED(CONFIG_DRM_AMD_DC_KUNIT_TEST)
static const struct amdgpu_dm_services_kunit_ops amdgpu_dm_services_default_ops = {
	.bo_create_kernel = amdgpu_bo_create_kernel,
	.bo_free_kernel = amdgpu_bo_free_kernel,
};

static const struct amdgpu_dm_services_kunit_ops *amdgpu_dm_services_ops =
	&amdgpu_dm_services_default_ops;

void amdgpu_dm_services_kunit_set_ops(const struct amdgpu_dm_services_kunit_ops *ops)
{
	amdgpu_dm_services_ops = ops ? ops : &amdgpu_dm_services_default_ops;
}
EXPORT_IF_KUNIT(amdgpu_dm_services_kunit_set_ops);

#define services_bo_create_kernel	amdgpu_dm_services_ops->bo_create_kernel
#define services_bo_free_kernel		amdgpu_dm_services_ops->bo_free_kernel

#else

#define services_bo_create_kernel	amdgpu_bo_create_kernel
#define services_bo_free_kernel		amdgpu_bo_free_kernel

#endif

	unsigned long long
	dm_get_elapse_time_in_ns(struct dc_context *ctx,
				 unsigned long long current_time_stamp,
				 unsigned long long last_time_stamp)
{
	return current_time_stamp - last_time_stamp;
}
EXPORT_IF_KUNIT(dm_get_elapse_time_in_ns);

void dm_perf_trace_timestamp(const char *func_name, unsigned int line, struct dc_context *ctx)
{
	trace_amdgpu_dc_performance(ctx->perf_trace->read_count,
				    ctx->perf_trace->write_count,
				    &ctx->perf_trace->last_entry_read,
				    &ctx->perf_trace->last_entry_write,
				    func_name, line);
}
EXPORT_IF_KUNIT(dm_perf_trace_timestamp);

void dm_trace_smu_enter(uint32_t msg_id, uint32_t param_in, unsigned int delay, struct dc_context *ctx)
{
}
EXPORT_IF_KUNIT(dm_trace_smu_enter);

void dm_trace_smu_exit(bool success, uint32_t response, struct dc_context *ctx)
{
}
EXPORT_IF_KUNIT(dm_trace_smu_exit);

/**** power component interfaces ****/

bool dm_query_extended_brightness_caps(struct dc_context *ctx,
	enum dm_acpi_display_type display, struct dm_acpi_atif_backlight_caps *pCaps)
{
	struct amdgpu_device *adev;
	struct amdgpu_display_manager *dm;
	int bl_index = (display == AcpiDisplayType_LCD1) ? 0 : 1;

	if (!ctx || !pCaps || !ctx->driver_context)
		return false;

	adev = (struct amdgpu_device *)ctx->driver_context;
	dm = &adev->dm;

	amdgpu_dm_update_backlight_caps(dm, bl_index);

	pCaps->num_data_points = dm->backlight_caps[bl_index].data_points;
	pCaps->max_input_signal = dm->backlight_caps[bl_index].max_input_signal;
	pCaps->min_input_signal = dm->backlight_caps[bl_index].min_input_signal;
	pCaps->ac_level_percentage = dm->backlight_caps[bl_index].ac_level;
	pCaps->dc_level_percentage = dm->backlight_caps[bl_index].dc_level;

	if (pCaps->num_data_points > 0)
		memcpy(pCaps->data_points, dm->backlight_caps[bl_index].luminance_data,
			sizeof(struct dm_bl_data_point) * pCaps->num_data_points);
	return true;
}
EXPORT_IF_KUNIT(dm_query_extended_brightness_caps);

void*
dm_allocate_gpu_mem(
		struct amdgpu_device *adev,
		enum dc_gpu_mem_alloc_type type,
		size_t size,
		long long *addr)
{
	struct dal_allocation *da;
	u32 domain = (type == DC_MEM_ALLOC_TYPE_GART) ?
		AMDGPU_GEM_DOMAIN_GTT : AMDGPU_GEM_DOMAIN_VRAM;
	int ret;

	da = kzalloc_obj(*da);
	if (!da)
		return NULL;

	ret = services_bo_create_kernel(adev, size, PAGE_SIZE,
					domain, &da->bo,
					&da->gpu_addr, &da->cpu_ptr);

	*addr = da->gpu_addr;

	if (ret) {
		kfree(da);
		return NULL;
	}

	/* add da to list in dm */
	list_add(&da->list, &adev->dm.da_list);

	return da->cpu_ptr;
}
EXPORT_IF_KUNIT(dm_allocate_gpu_mem);

void
dm_free_gpu_mem(
		struct amdgpu_device *adev,
		enum dc_gpu_mem_alloc_type type,
		void *pvMem)
{
	struct dal_allocation *da;

	/* walk the da list in DM */
	list_for_each_entry(da, &adev->dm.da_list, list) {
		if (pvMem == da->cpu_ptr) {
			services_bo_free_kernel(&da->bo, &da->gpu_addr, &da->cpu_ptr);
			list_del(&da->list);
			kfree(da);
			break;
		}
	}

}
EXPORT_IF_KUNIT(dm_free_gpu_mem);