summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/display/intel_lt_phy_regs.h
AgeCommit message (Expand)Author
2026-02-24drm/i915/lt_phy_regs: Add SoC/OS turnaround timeArun R Murthy
2026-01-07drm/i915/lt_phy_regs: Fix the SPDX identifier commentAnkit Nautiyal
2025-11-10drm/i915/ltphy: Implement HDMI Algo for Pll stateSuraj Kandpal
2025-11-07drm/i915/ltphy: Nuke bogus weird timeoutsVille Syrjälä
2025-11-01drm/i915/ltphy: Enable/Disable Tx after Non TBT Enable sequenceSuraj Kandpal
2025-11-01drm/i915/ltphy: Program LT Phy Voltage SwingSuraj Kandpal
2025-11-01drm/i915/ltphy: Program LT Phy Non-TBT PLL disable sequenceSuraj Kandpal
2025-11-01drm/i915/ltphy: Program the rest of the PORT_CLOCK_CTL stepsSuraj Kandpal
2025-11-01drm/i915/ltphy: Program the P2P Transaction flow for LT PhySuraj Kandpal
2025-11-01drm/i915/ltphy: Phy lane reset for LT PhySuraj Kandpal
2025-11-01drm/i915/ltphy: Add LT Phy related VDR and Pipe RegistersSuraj Kandpal