diff options
| author | Takuma Fujiwara <t-fujiwara1@ti.com> | 2026-07-21 10:57:43 -0500 |
|---|---|---|
| committer | Manivannan Sadhasivam <manivannan.sadhasivam@oss.qualcomm.com> | 2026-07-22 09:26:23 +0200 |
| commit | 7147a7bfce47acd48c3738130bf0bd692bfd80de (patch) | |
| tree | fdfd65f1b11b2551bf01749d31ad8e97ab9bb965 /usr/initramfs_data.S | |
| parent | d70e964dc099821f6c159d8f40aa7be2c62ecfd2 (diff) | |
| download | linux-next-7147a7bfce47acd48c3738130bf0bd692bfd80de.tar.gz linux-next-7147a7bfce47acd48c3738130bf0bd692bfd80de.zip | |
PCI: j721e: Fix incorrect max_lanes for J7200
The PCIe Controller in the J7200 SoC supports a 4-lane configuration.
However, j7200_pcie_rc_data and j7200_pcie_ep_data incorrectly set
.max_lanes = 2, limiting operation to fewer lanes than the hardware
supports.
Set .max_lanes = 4 for both j7200_pcie_rc_data and j7200_pcie_ep_data to
match the hardware capability.
See J7200 Technical Reference Manual (SPRUIU1D), section 12.2.3.1.1
for further details: https://www.ti.com/lit/pdf/spruiu1d
Fixes: 3ac7f14084f5 ("PCI: j721e: Add per platform maximum lane settings")
Signed-off-by: Takuma Fujiwara <t-fujiwara1@ti.com>
Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@oss.qualcomm.com>
Reviewed-by: Siddharth Vadapalli <s-vadapalli@ti.com>
Link: https://patch.msgid.link/20260721155743.3347659-1-t-fujiwara1@ti.com
Diffstat (limited to 'usr/initramfs_data.S')
0 files changed, 0 insertions, 0 deletions