summaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/stackcollapse.py
diff options
context:
space:
mode:
authorBryan O'Donoghue <bryan.odonoghue@linaro.org>2026-09-17 00:58:38 +0100
committerVinod Koul <vkoul@kernel.org>2026-09-23 17:58:06 +0530
commit3b0140f37d25b99cf4c881ce40bafd02d9781c5b (patch)
tree647fd7ac313e1c29a7667686de560729115bd538 /tools/perf/scripts/python/stackcollapse.py
parentcee9395acd8043be0644b25c34bfa86623f2b935 (diff)
downloadlinux-next-3b0140f37d25b99cf4c881ce40bafd02d9781c5b.tar.gz
linux-next-3b0140f37d25b99cf4c881ce40bafd02d9781c5b.zip
dt-bindings: phy: qcom: Add CSI2 C-PHY/DPHY schema
Add a base schema for the MIPI CSI2 PHYs on Qualcomm SoCs. This PHY supports both DPHY and CPHY operation. A special mode of DPHY operation - called variously split-mode or combo-mode also allows for two sensors to be connected to one PHY. The schema supports both the D-PHY and C-PHY bus types. Suggested-by: Vladimir Zapolskiy <vladimir.zapolskiy@linaro.org> Signed-off-by: Bryan O'Donoghue <bryan.odonoghue@linaro.org> Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com> Link: https://patch.msgid.link/20260917-x1e-csi2-phy-v18-1-6515b5255fa9@linaro.org Signed-off-by: Vinod Koul <vkoul@kernel.org>
Diffstat (limited to 'tools/perf/scripts/python/stackcollapse.py')
0 files changed, 0 insertions, 0 deletions