summaryrefslogtreecommitdiff
path: root/include/soc
diff options
context:
space:
mode:
authorKetan Patil <ketanp@nvidia.com>2026-02-26 16:31:14 +0000
committerKrzysztof Kozlowski <krzk@kernel.org>2026-03-07 18:02:41 +0100
commit9f2614510960f0761144d14e1b4c4d82e0c098e9 (patch)
tree88b989871748a0d043dabc248a5c14d994366428 /include/soc
parent2e4cfaa78eb98d2623367818c859225c6b6bf701 (diff)
downloadlinux-next-9f2614510960f0761144d14e1b4c4d82e0c098e9.tar.gz
linux-next-9f2614510960f0761144d14e1b4c4d82e0c098e9.zip
memory: tegra: Prepare for supporting multiple intmask registers
Add a new structure for the intmask register e.g. MC_INTMASK_0 and it's mask value. Add an array of these new structures to prepare for supporting multiple intmask registers. This is done in preparation for adding support for Tegra264 which supports multiple intmask registers. Signed-off-by: Ketan Patil <ketanp@nvidia.com> Reviewed-by: Jon Hunter <jonathanh@nvidia.com> Tested-by: Jon Hunter <jonathanh@nvidia.com> Link: https://patch.msgid.link/20260226163115.1152181-6-ketanp@nvidia.com [krzk: Fix checkpatch warning] Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
Diffstat (limited to 'include/soc')
-rw-r--r--include/soc/tegra/mc.h8
1 files changed, 7 insertions, 1 deletions
diff --git a/include/soc/tegra/mc.h b/include/soc/tegra/mc.h
index b9b1763b10b5..e6da035d1306 100644
--- a/include/soc/tegra/mc.h
+++ b/include/soc/tegra/mc.h
@@ -185,6 +185,11 @@ struct tegra_mc_regs {
unsigned int err_route_add;
};
+struct tegra_mc_intmask {
+ u32 reg;
+ u32 mask;
+};
+
struct tegra_mc_soc {
const struct tegra_mc_client *clients;
unsigned int num_clients;
@@ -202,7 +207,6 @@ struct tegra_mc_soc {
const struct tegra_smmu_soc *smmu;
- u32 intmask;
u32 ch_intmask;
u32 global_intstatus_channel_shift;
bool has_addr_hi_reg;
@@ -219,6 +223,8 @@ struct tegra_mc_soc {
unsigned int num_interrupts;
unsigned int mc_addr_hi_mask;
unsigned int mc_err_status_type_mask;
+ const struct tegra_mc_intmask *intmasks;
+ unsigned int num_intmasks;
};
struct tegra_mc {