1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
|
// SPDX-License-Identifier: GPL-2.0-only
/*
* Copyright (c) 2022-2024 Qualcomm Innovation Center, Inc. All rights reserved.
*/
#include <media/v4l2-mem2mem.h>
#include "iris_instance.h"
static bool iris_allow_inst_state_change(struct iris_inst *inst,
enum iris_inst_state req_state)
{
switch (inst->state) {
case IRIS_INST_INIT:
if (req_state == IRIS_INST_INPUT_STREAMING ||
req_state == IRIS_INST_OUTPUT_STREAMING ||
req_state == IRIS_INST_DEINIT)
return true;
return false;
case IRIS_INST_INPUT_STREAMING:
if (req_state == IRIS_INST_INIT ||
req_state == IRIS_INST_STREAMING ||
req_state == IRIS_INST_DEINIT)
return true;
return false;
case IRIS_INST_OUTPUT_STREAMING:
if (req_state == IRIS_INST_INIT ||
req_state == IRIS_INST_STREAMING ||
req_state == IRIS_INST_DEINIT)
return true;
return false;
case IRIS_INST_STREAMING:
if (req_state == IRIS_INST_INPUT_STREAMING ||
req_state == IRIS_INST_OUTPUT_STREAMING ||
req_state == IRIS_INST_DEINIT)
return true;
return false;
case IRIS_INST_DEINIT:
if (req_state == IRIS_INST_INIT)
return true;
return false;
default:
return false;
}
}
int iris_inst_change_state(struct iris_inst *inst,
enum iris_inst_state request_state)
{
if (inst->state == IRIS_INST_ERROR)
return 0;
if (inst->state == request_state)
return 0;
if (request_state == IRIS_INST_ERROR)
goto change_state;
if (!iris_allow_inst_state_change(inst, request_state))
return -EINVAL;
change_state:
inst->state = request_state;
dev_dbg(inst->core->dev, "state changed from %x to %x\n",
inst->state, request_state);
return 0;
}
int iris_inst_state_change_streamon(struct iris_inst *inst, u32 plane)
{
enum iris_inst_state new_state = IRIS_INST_ERROR;
if (V4L2_TYPE_IS_OUTPUT(plane)) {
if (inst->state == IRIS_INST_INIT)
new_state = IRIS_INST_INPUT_STREAMING;
else if (inst->state == IRIS_INST_OUTPUT_STREAMING)
new_state = IRIS_INST_STREAMING;
} else if (V4L2_TYPE_IS_CAPTURE(plane)) {
if (inst->state == IRIS_INST_INIT)
new_state = IRIS_INST_OUTPUT_STREAMING;
else if (inst->state == IRIS_INST_INPUT_STREAMING)
new_state = IRIS_INST_STREAMING;
}
return iris_inst_change_state(inst, new_state);
}
int iris_inst_state_change_streamoff(struct iris_inst *inst, u32 plane)
{
enum iris_inst_state new_state = IRIS_INST_ERROR;
if (V4L2_TYPE_IS_OUTPUT(plane)) {
if (inst->state == IRIS_INST_INPUT_STREAMING)
new_state = IRIS_INST_INIT;
else if (inst->state == IRIS_INST_STREAMING)
new_state = IRIS_INST_OUTPUT_STREAMING;
} else if (V4L2_TYPE_IS_CAPTURE(plane)) {
if (inst->state == IRIS_INST_OUTPUT_STREAMING)
new_state = IRIS_INST_INIT;
else if (inst->state == IRIS_INST_STREAMING)
new_state = IRIS_INST_INPUT_STREAMING;
}
return iris_inst_change_state(inst, new_state);
}
static bool iris_inst_allow_sub_state(struct iris_inst *inst, enum iris_inst_sub_state sub_state)
{
if (!sub_state)
return true;
switch (inst->state) {
case IRIS_INST_INIT:
if (sub_state & IRIS_INST_SUB_LOAD_RESOURCES)
return true;
return false;
case IRIS_INST_INPUT_STREAMING:
if (sub_state & (IRIS_INST_SUB_FIRST_IPSC | IRIS_INST_SUB_DRC |
IRIS_INST_SUB_DRAIN | IRIS_INST_SUB_INPUT_PAUSE))
return true;
return false;
case IRIS_INST_OUTPUT_STREAMING:
if (sub_state & (IRIS_INST_SUB_DRC_LAST |
IRIS_INST_SUB_DRAIN_LAST | IRIS_INST_SUB_OUTPUT_PAUSE))
return true;
return false;
case IRIS_INST_STREAMING:
if (sub_state & (IRIS_INST_SUB_DRC | IRIS_INST_SUB_DRAIN |
IRIS_INST_SUB_DRC_LAST | IRIS_INST_SUB_DRAIN_LAST |
IRIS_INST_SUB_INPUT_PAUSE | IRIS_INST_SUB_OUTPUT_PAUSE))
return true;
return false;
case IRIS_INST_DEINIT:
if (sub_state & (IRIS_INST_SUB_DRC | IRIS_INST_SUB_DRAIN |
IRIS_INST_SUB_DRC_LAST | IRIS_INST_SUB_DRAIN_LAST |
IRIS_INST_SUB_INPUT_PAUSE | IRIS_INST_SUB_OUTPUT_PAUSE))
return true;
return false;
default:
return false;
}
}
int iris_inst_change_sub_state(struct iris_inst *inst,
enum iris_inst_sub_state clear_sub_state,
enum iris_inst_sub_state set_sub_state)
{
enum iris_inst_sub_state prev_sub_state;
if (inst->state == IRIS_INST_ERROR)
return 0;
if (!clear_sub_state && !set_sub_state)
return 0;
if ((clear_sub_state & set_sub_state) ||
set_sub_state > IRIS_INST_MAX_SUB_STATE_VALUE ||
clear_sub_state > IRIS_INST_MAX_SUB_STATE_VALUE)
return -EINVAL;
prev_sub_state = inst->sub_state;
if (!iris_inst_allow_sub_state(inst, set_sub_state))
return -EINVAL;
inst->sub_state |= set_sub_state;
inst->sub_state &= ~clear_sub_state;
if (inst->sub_state != prev_sub_state)
dev_dbg(inst->core->dev, "sub_state changed from %x to %x\n",
prev_sub_state, inst->sub_state);
return 0;
}
int iris_inst_sub_state_change_drc(struct iris_inst *inst)
{
enum iris_inst_sub_state set_sub_state = 0;
if (inst->sub_state & IRIS_INST_SUB_DRC)
return -EINVAL;
if (inst->state == IRIS_INST_INPUT_STREAMING ||
inst->state == IRIS_INST_INIT)
set_sub_state = IRIS_INST_SUB_FIRST_IPSC | IRIS_INST_SUB_INPUT_PAUSE;
else
set_sub_state = IRIS_INST_SUB_DRC | IRIS_INST_SUB_INPUT_PAUSE;
return iris_inst_change_sub_state(inst, 0, set_sub_state);
}
int iris_inst_sub_state_change_drain_last(struct iris_inst *inst)
{
enum iris_inst_sub_state set_sub_state;
if (inst->sub_state & IRIS_INST_SUB_DRAIN_LAST)
return -EINVAL;
if (!(inst->sub_state & IRIS_INST_SUB_DRAIN))
return -EINVAL;
set_sub_state = IRIS_INST_SUB_DRAIN_LAST | IRIS_INST_SUB_OUTPUT_PAUSE;
return iris_inst_change_sub_state(inst, 0, set_sub_state);
}
int iris_inst_sub_state_change_drc_last(struct iris_inst *inst)
{
enum iris_inst_sub_state set_sub_state;
if (inst->sub_state & IRIS_INST_SUB_DRC_LAST)
return -EINVAL;
if (!(inst->sub_state & IRIS_INST_SUB_DRC) ||
!(inst->sub_state & IRIS_INST_SUB_INPUT_PAUSE))
return -EINVAL;
if (inst->sub_state & IRIS_INST_SUB_FIRST_IPSC)
return 0;
set_sub_state = IRIS_INST_SUB_DRC_LAST | IRIS_INST_SUB_OUTPUT_PAUSE;
return iris_inst_change_sub_state(inst, 0, set_sub_state);
}
int iris_inst_sub_state_change_pause(struct iris_inst *inst, u32 plane)
{
enum iris_inst_sub_state set_sub_state;
if (V4L2_TYPE_IS_OUTPUT(plane)) {
if (inst->sub_state & IRIS_INST_SUB_DRC &&
!(inst->sub_state & IRIS_INST_SUB_DRC_LAST))
return -EINVAL;
if (inst->sub_state & IRIS_INST_SUB_DRAIN &&
!(inst->sub_state & IRIS_INST_SUB_DRAIN_LAST))
return -EINVAL;
set_sub_state = IRIS_INST_SUB_INPUT_PAUSE;
} else {
set_sub_state = IRIS_INST_SUB_OUTPUT_PAUSE;
}
return iris_inst_change_sub_state(inst, 0, set_sub_state);
}
static inline bool iris_drc_pending(struct iris_inst *inst)
{
return inst->sub_state & IRIS_INST_SUB_DRC &&
inst->sub_state & IRIS_INST_SUB_DRC_LAST;
}
static inline bool iris_drain_pending(struct iris_inst *inst)
{
return inst->sub_state & IRIS_INST_SUB_DRAIN &&
inst->sub_state & IRIS_INST_SUB_DRAIN_LAST;
}
bool iris_allow_cmd(struct iris_inst *inst, u32 cmd)
{
struct vb2_queue *src_q = v4l2_m2m_get_src_vq(inst->m2m_ctx);
struct vb2_queue *dst_q = v4l2_m2m_get_dst_vq(inst->m2m_ctx);
if (cmd == V4L2_DEC_CMD_START) {
if (vb2_is_streaming(src_q) || vb2_is_streaming(dst_q))
if (iris_drc_pending(inst) || iris_drain_pending(inst))
return true;
} else if (cmd == V4L2_DEC_CMD_STOP) {
if (vb2_is_streaming(src_q))
if (inst->sub_state != IRIS_INST_SUB_DRAIN)
return true;
}
return false;
}
|
