summaryrefslogtreecommitdiff
path: root/arch/powerpc/boot/dts/fsl/qoriq-mpic4.3.dtsi
blob: 64f713c24825df284d44b338d81c68dfd5c89c79 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
/*
 * QorIQ MPIC device tree stub [ controller @ offset 0x40000 ]
 *
 * Copyright 2013 Freescale Semiconductor Inc.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *     * Redistributions of source code must retain the above copyright
 *       notice, this list of conditions and the following disclaimer.
 *     * Redistributions in binary form must reproduce the above copyright
 *       notice, this list of conditions and the following disclaimer in the
 *       documentation and/or other materials provided with the distribution.
 *     * Neither the name of Freescale Semiconductor nor the
 *       names of its contributors may be used to endorse or promote products
 *       derived from this software without specific prior written permission.
 *
 *
 * ALTERNATIVELY, this software may be distributed under the terms of the
 * GNU General Public License ("GPL") as published by the Free Software
 * Foundation, either version 2 of that License or (at your option) any
 * later version.
 *
 * THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor ``AS IS'' AND ANY
 * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY
 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

mpic: pic@40000 {
	interrupt-controller;
	#address-cells = <0>;
	#interrupt-cells = <4>;
	reg = <0x40000 0x40000>;
	compatible = "fsl,mpic";
	device_type = "open-pic";
	clock-frequency = <0x0>;
};

timer@41100 {
	compatible = "fsl,mpic-global-timer";
	reg = <0x41100 0x100 0x41300 4>;
	interrupts = <0 0 3 0
		      1 0 3 0
		      2 0 3 0
		      3 0 3 0>;
};

msi0: msi@41600 {
	compatible = "fsl,mpic-msi-v4.3";
	reg = <0x41600 0x200 0x44148 4>;
	interrupts = <
		0xe0 0 0 0
		0xe1 0 0 0
		0xe2 0 0 0
		0xe3 0 0 0
		0xe4 0 0 0
		0xe5 0 0 0
		0xe6 0 0 0
		0xe7 0 0 0
		0x100 0 0 0
		0x101 0 0 0
		0x102 0 0 0
		0x103 0 0 0
		0x104 0 0 0
		0x105 0 0 0
		0x106 0 0 0
		0x107 0 0 0>;
};

msi1: msi@41800 {
	compatible = "fsl,mpic-msi-v4.3";
	reg = <0x41800 0x200 0x45148 4>;
	interrupts = <
		0xe8 0 0 0
		0xe9 0 0 0
		0xea 0 0 0
		0xeb 0 0 0
		0xec 0 0 0
		0xed 0 0 0
		0xee 0 0 0
		0xef 0 0 0
		0x108 0 0 0
		0x109 0 0 0
		0x10a 0 0 0
		0x10b 0 0 0
		0x10c 0 0 0
		0x10d 0 0 0
		0x10e 0 0 0
		0x10f 0 0 0>;
};

msi2: msi@41a00 {
	compatible = "fsl,mpic-msi-v4.3";
	reg = <0x41a00 0x200 0x46148 4>;
	interrupts = <
		0xf0 0 0 0
		0xf1 0 0 0
		0xf2 0 0 0
		0xf3 0 0 0
		0xf4 0 0 0
		0xf5 0 0 0
		0xf6 0 0 0
		0xf7 0 0 0
		0x110 0 0 0
		0x111 0 0 0
		0x112 0 0 0
		0x113 0 0 0
		0x114 0 0 0
		0x115 0 0 0
		0x116 0 0 0
		0x117 0 0 0>;
};

msi3: msi@41c00 {
	compatible = "fsl,mpic-msi-v4.3";
	reg = <0x41c00 0x200 0x47148 4>;
	interrupts = <
		0xf8 0 0 0
		0xf9 0 0 0
		0xfa 0 0 0
		0xfb 0 0 0
		0xfc 0 0 0
		0xfd 0 0 0
		0xfe 0 0 0
		0xff 0 0 0
		0x118 0 0 0
		0x119 0 0 0
		0x11a 0 0 0
		0x11b 0 0 0
		0x11c 0 0 0
		0x11d 0 0 0
		0x11e 0 0 0
		0x11f 0 0 0>;
};

timer@42100 {
	compatible = "fsl,mpic-global-timer";
	reg = <0x42100 0x100 0x42300 4>;
	interrupts = <4 0 3 0
		      5 0 3 0
		      6 0 3 0
		      7 0 3 0>;
};