summaryrefslogtreecommitdiff
path: root/arch/mips/include/asm/mach-pb1x00/pb1000.h
blob: 65059255dc1ea84e8da0a2fd17a6dfcc6b8b7060 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
/*
 * Alchemy Semi Pb1000 Reference Board
 *
 * Copyright 2001, 2008 MontaVista Software Inc.
 * Author: MontaVista Software, Inc. <source@mvista.com>
 *
 * ########################################################################
 *
 *  This program is free software; you can distribute it and/or modify it
 *  under the terms of the GNU General Public License (Version 2) as
 *  published by the Free Software Foundation.
 *
 *  This program is distributed in the hope it will be useful, but WITHOUT
 *  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 *  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 *  for more details.
 *
 *  You should have received a copy of the GNU General Public License along
 *  with this program; if not, write to the Free Software Foundation, Inc.,
 *  59 Temple Place - Suite 330, Boston MA 02111-1307, USA.
 *
 * ########################################################################
 *
 *
 */
#ifndef __ASM_PB1000_H
#define __ASM_PB1000_H

/* PCMCIA PB1000 specific defines */
#define PCMCIA_MAX_SOCK  1
#define PCMCIA_NUM_SOCKS (PCMCIA_MAX_SOCK + 1)

#define PB1000_PCR		0xBE000000
#  define PCR_SLOT_0_VPP0	(1 << 0)
#  define PCR_SLOT_0_VPP1	(1 << 1)
#  define PCR_SLOT_0_VCC0	(1 << 2)
#  define PCR_SLOT_0_VCC1	(1 << 3)
#  define PCR_SLOT_0_RST	(1 << 4)
#  define PCR_SLOT_1_VPP0	(1 << 8)
#  define PCR_SLOT_1_VPP1	(1 << 9)
#  define PCR_SLOT_1_VCC0	(1 << 10)
#  define PCR_SLOT_1_VCC1	(1 << 11)
#  define PCR_SLOT_1_RST	(1 << 12)

#define PB1000_MDR		0xBE000004
#  define MDR_PI		(1 << 5)	/* PCMCIA int latch  */
#  define MDR_EPI		(1 << 14)	/* enable PCMCIA int */
#  define MDR_CPI		(1 << 15)	/* clear  PCMCIA int  */

#define PB1000_ACR1		0xBE000008
#  define ACR1_SLOT_0_CD1	(1 << 0)	/* card detect 1	*/
#  define ACR1_SLOT_0_CD2	(1 << 1)	/* card detect 2	*/
#  define ACR1_SLOT_0_READY	(1 << 2)	/* ready		*/
#  define ACR1_SLOT_0_STATUS	(1 << 3)	/* status change	*/
#  define ACR1_SLOT_0_VS1	(1 << 4)	/* voltage sense 1	*/
#  define ACR1_SLOT_0_VS2	(1 << 5)	/* voltage sense 2	*/
#  define ACR1_SLOT_0_INPACK	(1 << 6)	/* inpack pin status	*/
#  define ACR1_SLOT_1_CD1	(1 << 8)	/* card detect 1	*/
#  define ACR1_SLOT_1_CD2	(1 << 9)	/* card detect 2	*/
#  define ACR1_SLOT_1_READY	(1 << 10)	/* ready		*/
#  define ACR1_SLOT_1_STATUS	(1 << 11)	/* status change	*/
#  define ACR1_SLOT_1_VS1	(1 << 12)	/* voltage sense 1	*/
#  define ACR1_SLOT_1_VS2	(1 << 13)	/* voltage sense 2	*/
#  define ACR1_SLOT_1_INPACK	(1 << 14)	/* inpack pin status	*/

#define CPLD_AUX0		0xBE00000C
#define CPLD_AUX1		0xBE000010
#define CPLD_AUX2		0xBE000014

/* Voltage levels */

/* VPPEN1 - VPPEN0 */
#define VPP_GND ((0 << 1) | (0 << 0))
#define VPP_5V	((1 << 1) | (0 << 0))
#define VPP_3V	((0 << 1) | (1 << 0))
#define VPP_12V ((0 << 1) | (1 << 0))
#define VPP_HIZ ((1 << 1) | (1 << 0))

/* VCCEN1 - VCCEN0 */
#define VCC_3V	((0 << 1) | (1 << 0))
#define VCC_5V	((1 << 1) | (0 << 0))
#define VCC_HIZ ((0 << 1) | (0 << 0))

/* VPP/VCC */
#define SET_VCC_VPP(VCC, VPP, SLOT) \
	((((VCC) << 2) | ((VPP) << 0)) << ((SLOT) * 8))
#endif /* __ASM_PB1000_H */