summaryrefslogtreecommitdiff
path: root/arch/arm/include/asm/entry-macro-vic2.S
blob: 3ceb85e438502ff1667bab0ca6e1a02cf822894b (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
/* arch/arm/include/asm/entry-macro-vic2.S
 *
 * Originally arch/arm/mach-s3c6400/include/mach/entry-macro.S
 *
 * Copyright 2008 Openmoko, Inc.
 * Copyright 2008 Simtec Electronics
 *	http://armlinux.simtec.co.uk/
 *	Ben Dooks <ben@simtec.co.uk>
 *
 * Low-level IRQ helper macros for a device with two VICs
 *
 * This file is licensed under  the terms of the GNU General Public
 * License version 2. This program is licensed "as is" without any
 * warranty of any kind, whether express or implied.
*/

/* This should be included from <mach/entry-macro.S> with the necessary
 * defines for virtual addresses and IRQ bases for the two vics.
 *
 * The code needs the following defined:
 *	IRQ_VIC0_BASE	IRQ number of VIC0's first IRQ
 *	IRQ_VIC1_BASE	IRQ number of VIC1's first IRQ
 *	VA_VIC0		Virtual address of VIC0
 *	VA_VIC1		Virtual address of VIC1
 *
 * Note, code assumes VIC0's virtual address is an ARM immediate constant
 * away from VIC1.
*/

#include <asm/hardware/vic.h>

	.macro	disable_fiq
	.endm

	.macro	get_irqnr_preamble, base, tmp
	ldr	\base, =VA_VIC0
	.endm

	.macro	arch_ret_to_user, tmp1, tmp2
	.endm

	.macro	get_irqnr_and_base, irqnr, irqstat, base, tmp

	@ check the vic0
	mov	\irqnr, #IRQ_VIC0_BASE + 31
	ldr	\irqstat, [ \base, # VIC_IRQ_STATUS ]
	teq	\irqstat, #0

	@ otherwise try vic1
	addeq	\tmp, \base, #(VA_VIC1 - VA_VIC0)
	addeq	\irqnr, \irqnr, #(IRQ_VIC1_BASE - IRQ_VIC0_BASE)
	ldreq	\irqstat, [ \tmp, # VIC_IRQ_STATUS ]
	teqeq	\irqstat, #0

	clzne	\irqstat, \irqstat
	subne	\irqnr, \irqnr, \irqstat
	.endm