summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/intel_engine_cs.c
diff options
context:
space:
mode:
authorRafael Antognolli <rafael.antognolli@intel.com>2017-12-15 16:11:17 -0800
committerRodrigo Vivi <rodrigo.vivi@intel.com>2017-12-19 13:43:26 -0800
commita2b16588578f8edd0e39c7a6554b047b13e8ca79 (patch)
tree3caca70639014b73e4fa1ea8bb95245bb3da7011 /drivers/gpu/drm/i915/intel_engine_cs.c
parent01ab0f9216070f3337b3da8953a259072f5bd4f7 (diff)
downloadlwn-a2b16588578f8edd0e39c7a6554b047b13e8ca79.tar.gz
lwn-a2b16588578f8edd0e39c7a6554b047b13e8ca79.zip
drm/i915: Implement WaDisableEarlyEOT.
There seems to be another clock gating issue which the workaround is described as: "WA: Set 0xE4F0[1] = 1 to disable Early EOT of thread." Signed-off-by: Rafael Antognolli <rafael.antognolli@intel.com> Reviewed-by: Lucas De Marchi <lucas.demarchi@intel.com> Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20171216001117.14232-2-rafael.antognolli@intel.com
Diffstat (limited to 'drivers/gpu/drm/i915/intel_engine_cs.c')
-rw-r--r--drivers/gpu/drm/i915/intel_engine_cs.c3
1 files changed, 3 insertions, 0 deletions
diff --git a/drivers/gpu/drm/i915/intel_engine_cs.c b/drivers/gpu/drm/i915/intel_engine_cs.c
index b4807497e92d..9856e24c7c43 100644
--- a/drivers/gpu/drm/i915/intel_engine_cs.c
+++ b/drivers/gpu/drm/i915/intel_engine_cs.c
@@ -1272,6 +1272,9 @@ static int cnl_init_workarounds(struct intel_engine_cs *engine)
if (ret)
return ret;
+ /* WaDisableEarlyEOT:cnl */
+ WA_SET_BIT_MASKED(GEN8_ROW_CHICKEN, DISABLE_EARLY_EOT);
+
return 0;
}