diff options
| author | Ken Wang <Ken.Wang@amd.com> | 2017-07-04 13:11:52 +0800 |
|---|---|---|
| committer | Alex Deucher <alexander.deucher@amd.com> | 2017-07-14 11:06:06 -0400 |
| commit | 47ed4e1c93a6c73f313022369c12ddd693890715 (patch) | |
| tree | 3e822ce6750a35088368b8134a15353a82dc01c2 /drivers/gpu/drm/amd/amdgpu/amdgpu.h | |
| parent | 4426826c02dc367ec3c245ef5c5ca4dcdb45b4c8 (diff) | |
| download | lwn-47ed4e1c93a6c73f313022369c12ddd693890715.tar.gz lwn-47ed4e1c93a6c73f313022369c12ddd693890715.zip | |
drm/amdgpu: add workaround for S3 issues on some vega10 boards
Certain MC registers need a delay after writing them to properly
update in the init sequence.
Signed-off-by: Ken Wang <Ken.Wang@amd.com>
Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Diffstat (limited to 'drivers/gpu/drm/amd/amdgpu/amdgpu.h')
| -rw-r--r-- | drivers/gpu/drm/amd/amdgpu/amdgpu.h | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu.h b/drivers/gpu/drm/amd/amdgpu/amdgpu.h index 714235f507f6..bbc7b19d2c1b 100644 --- a/drivers/gpu/drm/amd/amdgpu/amdgpu.h +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu.h @@ -1687,6 +1687,8 @@ struct amdgpu_device { bool has_hw_reset; u8 reset_magic[AMDGPU_RESET_MAGIC_NUM]; + /* record last mm index being written through WREG32*/ + unsigned long last_mm_index; }; static inline struct amdgpu_device *amdgpu_ttm_adev(struct ttm_bo_device *bdev) |