summaryrefslogtreecommitdiff
path: root/drivers/crypto/hisilicon/qm.h
diff options
context:
space:
mode:
authorLongfang Liu <liulongfang@huawei.com>2020-07-07 09:15:39 +0800
committerHerbert Xu <herbert@gondor.apana.org.au>2020-07-16 21:49:01 +1000
commitd0228aeb4d65c6550eac6e7c3a91520d2ceedf4f (patch)
tree553639c5d0c734dccd511ddc28b2f69a406e7976 /drivers/crypto/hisilicon/qm.h
parent9597efc3aed1ba8ad632e4987b1ee08af7ca943f (diff)
downloadlwn-d0228aeb4d65c6550eac6e7c3a91520d2ceedf4f.tar.gz
lwn-d0228aeb4d65c6550eac6e7c3a91520d2ceedf4f.zip
crypto: hisilicon/sec2 - update SEC initialization and reset
Updates the initialization and reset of SEC driver's register operation. Signed-off-by: Longfang Liu <liulongfang@huawei.com> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
Diffstat (limited to 'drivers/crypto/hisilicon/qm.h')
-rw-r--r--drivers/crypto/hisilicon/qm.h1
1 files changed, 1 insertions, 0 deletions
diff --git a/drivers/crypto/hisilicon/qm.h b/drivers/crypto/hisilicon/qm.h
index 0a351de8d838..6c1d3c7d64ee 100644
--- a/drivers/crypto/hisilicon/qm.h
+++ b/drivers/crypto/hisilicon/qm.h
@@ -44,6 +44,7 @@
#define QM_AXI_M_CFG 0x1000ac
#define AXI_M_CFG 0xffff
#define QM_AXI_M_CFG_ENABLE 0x1000b0
+#define AM_CFG_SINGLE_PORT_MAX_TRANS 0x300014
#define AXI_M_CFG_ENABLE 0xffffffff
#define QM_PEH_AXUSER_CFG 0x1000cc
#define QM_PEH_AXUSER_CFG_ENABLE 0x1000d0