diff options
| author | Vladimir Oltean <olteanv@gmail.com> | 2019-11-14 12:02:53 +0100 |
|---|---|---|
| committer | Shawn Guo <shawnguo@kernel.org> | 2019-12-09 08:28:07 +0800 |
| commit | 0840a47ee85fdcc883b535ba12a849bfc2078523 (patch) | |
| tree | 4465929d4e8a8b243523f8ec178cb18ee13ddcfa | |
| parent | d27f9d634c9b8b375e8fd949da615e29283dcd44 (diff) | |
| download | lwn-0840a47ee85fdcc883b535ba12a849bfc2078523.tar.gz lwn-0840a47ee85fdcc883b535ba12a849bfc2078523.zip | |
ARM: dts: ls1021a-tsn: Use interrupts for the SGMII PHYs
On the LS1021A-TSN board, the 2 Atheros AR8031 PHYs for eth0 and eth1
have interrupt lines connected to the shared IRQ2_B LS1021A pin.
Switching to interrupts offloads the PHY library from the task of
polling the MDIO status and AN registers (1, 4, 5) every second.
Unfortunately, the BCM5464R quad PHY connected to the switch does not
appear to have an interrupt line routed to the SoC.
Signed-off-by: Vladimir Oltean <olteanv@gmail.com>
Signed-off-by: Rasmus Villemoes <linux@rasmusvillemoes.dk>
Reviewed-by: Andrew Lunn <andrew@lunn.ch>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
| -rw-r--r-- | arch/arm/boot/dts/ls1021a-tsn.dts | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/ls1021a-tsn.dts b/arch/arm/boot/dts/ls1021a-tsn.dts index 5b7689094b70..9d8f0c2a8aba 100644 --- a/arch/arm/boot/dts/ls1021a-tsn.dts +++ b/arch/arm/boot/dts/ls1021a-tsn.dts @@ -203,11 +203,15 @@ /* AR8031 */ sgmii_phy1: ethernet-phy@1 { reg = <0x1>; + /* SGMII1_PHY_INT_B: connected to IRQ2, active low */ + interrupts-extended = <&extirq 2 IRQ_TYPE_LEVEL_LOW>; }; /* AR8031 */ sgmii_phy2: ethernet-phy@2 { reg = <0x2>; + /* SGMII2_PHY_INT_B: connected to IRQ2, active low */ + interrupts-extended = <&extirq 2 IRQ_TYPE_LEVEL_LOW>; }; /* BCM5464 quad PHY */ |