summaryrefslogblamecommitdiff
path: root/include/linux/t10-pi.h
blob: b9626aa7e90c67e1ecfa38d07d9a4754213313d0 (plain) (tree) 
b24413180f56 ^

2341c2f8c331 ^







8475c8118551 ^




















2341c2f8c331 ^








128b6f9fdd9a ^


2341c2f8c331 ^

ddd0bc756983 ^










869ab90f0ae0 ^




08fcf813281e ^


10c41ddd6132 ^



08fcf813281e ^









2341c2f8c331 ^


1

2
3
4
5
6
7
8

9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

29
30
31
32
33
34
35
36

37
38

39

40
41
42
43
44
45
46
47
48
49

50
51
52
53

54
55

56
57
58

59
60
61
62
63
64
65
66
67

68
69

                                      






                         



















                                                                  







                                                                

                                                 
 









                                                                 



                                                           

                               


                                                                   








                                                                          

      
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef _LINUX_T10_PI_H
#define _LINUX_T10_PI_H

#include <linux/types.h>
#include <linux/blkdev.h>

/*
 * A T10 PI-capable target device can be formatted with different
 * protection schemes.	Currently 0 through 3 are defined:
 *
 * Type 0 is regular (unprotected) I/O
 *
 * Type 1 defines the contents of the guard and reference tags
 *
 * Type 2 defines the contents of the guard and reference tags and
 * uses 32-byte commands to seed the latter
 *
 * Type 3 defines the contents of the guard tag only
 */
enum t10_dif_type {
	T10_PI_TYPE0_PROTECTION = 0x0,
	T10_PI_TYPE1_PROTECTION = 0x1,
	T10_PI_TYPE2_PROTECTION = 0x2,
	T10_PI_TYPE3_PROTECTION = 0x3,
};

/*
 * T10 Protection Information tuple.
 */
struct t10_pi_tuple {
	__be16 guard_tag;	/* Checksum */
	__be16 app_tag;		/* Opaque storage */
	__be32 ref_tag;		/* Target LBA or indirect LBA */
};

#define T10_PI_APP_ESCAPE cpu_to_be16(0xffff)
#define T10_PI_REF_ESCAPE cpu_to_be32(0xffffffff)

static inline u32 t10_pi_ref_tag(struct request *rq)
{
#ifdef CONFIG_BLK_DEV_INTEGRITY
	return blk_rq_pos(rq) >>
		(rq->q->integrity.interval_exp - 9) & 0xffffffff;
#else
	return -1U;
#endif
}

extern const struct blk_integrity_profile t10_pi_type1_crc;
extern const struct blk_integrity_profile t10_pi_type1_ip;
extern const struct blk_integrity_profile t10_pi_type3_crc;
extern const struct blk_integrity_profile t10_pi_type3_ip;

#ifdef CONFIG_BLK_DEV_INTEGRITY
extern void t10_pi_prepare(struct request *rq, u8 protection_type);
extern void t10_pi_complete(struct request *rq, u8 protection_type,
			    unsigned int intervals);
#else
static inline void t10_pi_complete(struct request *rq, u8 protection_type,
				   unsigned int intervals)
{
}
static inline void t10_pi_prepare(struct request *rq, u8 protection_type)
{
}
#endif

#endif