blob: d3871c63308be302940b2dc2124136738b962821 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
|
/* SPDX-License-Identifier: GPL-2.0-only */
/*
* Copyright 2014 Oleksij Rempel <linux@rempel-privat.de>
*/
#ifndef _DT_BINDINGS_CLK_ASM9260_H
#define _DT_BINDINGS_CLK_ASM9260_H
/* ahb gate */
#define CLKID_AHB_ROM 0
#define CLKID_AHB_RAM 1
#define CLKID_AHB_GPIO 2
#define CLKID_AHB_MAC 3
#define CLKID_AHB_EMI 4
#define CLKID_AHB_USB0 5
#define CLKID_AHB_USB1 6
#define CLKID_AHB_DMA0 7
#define CLKID_AHB_DMA1 8
#define CLKID_AHB_UART0 9
#define CLKID_AHB_UART1 10
#define CLKID_AHB_UART2 11
#define CLKID_AHB_UART3 12
#define CLKID_AHB_UART4 13
#define CLKID_AHB_UART5 14
#define CLKID_AHB_UART6 15
#define CLKID_AHB_UART7 16
#define CLKID_AHB_UART8 17
#define CLKID_AHB_UART9 18
#define CLKID_AHB_I2S0 19
#define CLKID_AHB_I2C0 20
#define CLKID_AHB_I2C1 21
#define CLKID_AHB_SSP0 22
#define CLKID_AHB_IOCONFIG 23
#define CLKID_AHB_WDT 24
#define CLKID_AHB_CAN0 25
#define CLKID_AHB_CAN1 26
#define CLKID_AHB_MPWM 27
#define CLKID_AHB_SPI0 28
#define CLKID_AHB_SPI1 29
#define CLKID_AHB_QEI 30
#define CLKID_AHB_QUADSPI0 31
#define CLKID_AHB_CAMIF 32
#define CLKID_AHB_LCDIF 33
#define CLKID_AHB_TIMER0 34
#define CLKID_AHB_TIMER1 35
#define CLKID_AHB_TIMER2 36
#define CLKID_AHB_TIMER3 37
#define CLKID_AHB_IRQ 38
#define CLKID_AHB_RTC 39
#define CLKID_AHB_NAND 40
#define CLKID_AHB_ADC0 41
#define CLKID_AHB_LED 42
#define CLKID_AHB_DAC0 43
#define CLKID_AHB_LCD 44
#define CLKID_AHB_I2S1 45
#define CLKID_AHB_MAC1 46
/* devider */
#define CLKID_SYS_CPU 47
#define CLKID_SYS_AHB 48
#define CLKID_SYS_I2S0M 49
#define CLKID_SYS_I2S0S 50
#define CLKID_SYS_I2S1M 51
#define CLKID_SYS_I2S1S 52
#define CLKID_SYS_UART0 53
#define CLKID_SYS_UART1 54
#define CLKID_SYS_UART2 55
#define CLKID_SYS_UART3 56
#define CLKID_SYS_UART4 56
#define CLKID_SYS_UART5 57
#define CLKID_SYS_UART6 58
#define CLKID_SYS_UART7 59
#define CLKID_SYS_UART8 60
#define CLKID_SYS_UART9 61
#define CLKID_SYS_SPI0 62
#define CLKID_SYS_SPI1 63
#define CLKID_SYS_QUADSPI 64
#define CLKID_SYS_SSP0 65
#define CLKID_SYS_NAND 66
#define CLKID_SYS_TRACE 67
#define CLKID_SYS_CAMM 68
#define CLKID_SYS_WDT 69
#define CLKID_SYS_CLKOUT 70
#define CLKID_SYS_MAC 71
#define CLKID_SYS_LCD 72
#define CLKID_SYS_ADCANA 73
#define MAX_CLKS 74
#endif
|
