blob: 73025c0c41a1ff94a5ff5ac5e979a566011c7aad (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
|
#ifndef _ASM_M32R_SIGCONTEXT_H
#define _ASM_M32R_SIGCONTEXT_H
/* $Id$ */
struct sigcontext {
/* CPU registers */
/* Saved main processor registers. */
unsigned long sc_r4;
unsigned long sc_r5;
unsigned long sc_r6;
struct pt_regs *sc_pt_regs;
unsigned long sc_r0;
unsigned long sc_r1;
unsigned long sc_r2;
unsigned long sc_r3;
unsigned long sc_r7;
unsigned long sc_r8;
unsigned long sc_r9;
unsigned long sc_r10;
unsigned long sc_r11;
unsigned long sc_r12;
/* Saved main processor status and miscellaneous context registers. */
#if defined(CONFIG_ISA_M32R2) && defined(CONFIG_ISA_DSP_LEVEL2)
unsigned long sc_acc0h;
unsigned long sc_acc0l;
unsigned long sc_acc1h;
unsigned long sc_acc1l;
#elif defined(CONFIG_ISA_M32R2) || defined(CONFIG_ISA_M32R)
unsigned long sc_acch;
unsigned long sc_accl;
unsigned long sc_dummy_acc1h;
unsigned long sc_dummy_acc1l;
#else
#error unknown isa configuration
#endif
unsigned long sc_psw;
unsigned long sc_bpc; /* saved PC for TRAP syscalls */
unsigned long sc_bbpsw;
unsigned long sc_bbpc;
unsigned long sc_spu; /* saved user stack */
unsigned long sc_fp;
unsigned long sc_lr; /* saved PC for JL syscalls */
unsigned long sc_spi; /* saved kernel stack */
unsigned long oldmask;
};
#endif /* _ASM_M32R_SIGCONTEXT_H */
|
