summaryrefslogtreecommitdiff
path: root/drivers/pinctrl/meson/pinctrl-meson8.c
blob: f8aa3a28176730c0e2d73ed927b9fd604b77ac4b (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
/*
 * Pin controller and GPIO driver for Amlogic Meson8.
 *
 * Copyright (C) 2014 Beniamino Galvani <b.galvani@gmail.com>
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * version 2 as published by the Free Software Foundation.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program. If not, see <http://www.gnu.org/licenses/>.
 */

#include <dt-bindings/gpio/meson8-gpio.h>
#include "pinctrl-meson.h"

#define AO_OFFSET	120

#define PIN_GPIOX_0	GPIOX_0
#define PIN_GPIOX_1	GPIOX_1
#define PIN_GPIOX_2	GPIOX_2
#define PIN_GPIOX_3	GPIOX_3
#define PIN_GPIOX_4	GPIOX_4
#define PIN_GPIOX_5	GPIOX_5
#define PIN_GPIOX_6	GPIOX_6
#define PIN_GPIOX_7	GPIOX_7
#define PIN_GPIOX_8	GPIOX_8
#define PIN_GPIOX_9	GPIOX_9
#define PIN_GPIOX_10	GPIOX_10
#define PIN_GPIOX_11	GPIOX_11
#define PIN_GPIOX_12	GPIOX_12
#define PIN_GPIOX_13	GPIOX_13
#define PIN_GPIOX_14	GPIOX_14
#define PIN_GPIOX_15	GPIOX_15
#define PIN_GPIOX_16	GPIOX_16
#define PIN_GPIOX_17	GPIOX_17
#define PIN_GPIOX_18	GPIOX_18
#define PIN_GPIOX_19	GPIOX_19
#define PIN_GPIOX_20	GPIOX_20
#define PIN_GPIOX_21	GPIOX_21
#define PIN_GPIOY_0	GPIOY_0
#define PIN_GPIOY_1	GPIOY_1
#define PIN_GPIOY_2	GPIOY_2
#define PIN_GPIOY_3	GPIOY_3
#define PIN_GPIOY_4	GPIOY_4
#define PIN_GPIOY_5	GPIOY_5
#define PIN_GPIOY_6	GPIOY_6
#define PIN_GPIOY_7	GPIOY_7
#define PIN_GPIOY_8	GPIOY_8
#define PIN_GPIOY_9	GPIOY_9
#define PIN_GPIOY_10	GPIOY_10
#define PIN_GPIOY_11	GPIOY_11
#define PIN_GPIOY_12	GPIOY_12
#define PIN_GPIOY_13	GPIOY_13
#define PIN_GPIOY_14	GPIOY_14
#define PIN_GPIOY_15	GPIOY_15
#define PIN_GPIOY_16	GPIOY_16
#define PIN_GPIODV_0	GPIODV_0
#define PIN_GPIODV_1	GPIODV_1
#define PIN_GPIODV_2	GPIODV_2
#define PIN_GPIODV_3	GPIODV_3
#define PIN_GPIODV_4	GPIODV_4
#define PIN_GPIODV_5	GPIODV_5
#define PIN_GPIODV_6	GPIODV_6
#define PIN_GPIODV_7	GPIODV_7
#define PIN_GPIODV_8	GPIODV_8
#define PIN_GPIODV_9	GPIODV_9
#define PIN_GPIODV_10	GPIODV_10
#define PIN_GPIODV_11	GPIODV_11
#define PIN_GPIODV_12	GPIODV_12
#define PIN_GPIODV_13	GPIODV_13
#define PIN_GPIODV_14	GPIODV_14
#define PIN_GPIODV_15	GPIODV_15
#define PIN_GPIODV_16	GPIODV_16
#define PIN_GPIODV_17	GPIODV_17
#define PIN_GPIODV_18	GPIODV_18
#define PIN_GPIODV_19	GPIODV_19
#define PIN_GPIODV_20	GPIODV_20
#define PIN_GPIODV_21	GPIODV_21
#define PIN_GPIODV_22	GPIODV_22
#define PIN_GPIODV_23	GPIODV_23
#define PIN_GPIODV_24	GPIODV_24
#define PIN_GPIODV_25	GPIODV_25
#define PIN_GPIODV_26	GPIODV_26
#define PIN_GPIODV_27	GPIODV_27
#define PIN_GPIODV_28	GPIODV_28
#define PIN_GPIODV_29	GPIODV_29
#define PIN_GPIOH_0	GPIOH_0
#define PIN_GPIOH_1	GPIOH_1
#define PIN_GPIOH_2	GPIOH_2
#define PIN_GPIOH_3	GPIOH_3
#define PIN_GPIOH_4	GPIOH_4
#define PIN_GPIOH_5	GPIOH_5
#define PIN_GPIOH_6	GPIOH_6
#define PIN_GPIOH_7	GPIOH_7
#define PIN_GPIOH_8	GPIOH_8
#define PIN_GPIOH_9	GPIOH_9
#define PIN_GPIOZ_0	GPIOZ_0
#define PIN_GPIOZ_1	GPIOZ_1
#define PIN_GPIOZ_2	GPIOZ_2
#define PIN_GPIOZ_3	GPIOZ_3
#define PIN_GPIOZ_4	GPIOZ_4
#define PIN_GPIOZ_5	GPIOZ_5
#define PIN_GPIOZ_6	GPIOZ_6
#define PIN_GPIOZ_7	GPIOZ_7
#define PIN_GPIOZ_8	GPIOZ_8
#define PIN_GPIOZ_9	GPIOZ_9
#define PIN_GPIOZ_10	GPIOZ_10
#define PIN_GPIOZ_11	GPIOZ_11
#define PIN_GPIOZ_12	GPIOZ_12
#define PIN_GPIOZ_13	GPIOZ_13
#define PIN_GPIOZ_14	GPIOZ_14
#define PIN_CARD_0	CARD_0
#define PIN_CARD_1	CARD_1
#define PIN_CARD_2	CARD_2
#define PIN_CARD_3	CARD_3
#define PIN_CARD_4	CARD_4
#define PIN_CARD_5	CARD_5
#define PIN_CARD_6	CARD_6
#define PIN_BOOT_0	BOOT_0
#define PIN_BOOT_1	BOOT_1
#define PIN_BOOT_2	BOOT_2
#define PIN_BOOT_3	BOOT_3
#define PIN_BOOT_4	BOOT_4
#define PIN_BOOT_5	BOOT_5
#define PIN_BOOT_6	BOOT_6
#define PIN_BOOT_7	BOOT_7
#define PIN_BOOT_8	BOOT_8
#define PIN_BOOT_9	BOOT_9
#define PIN_BOOT_10	BOOT_10
#define PIN_BOOT_11	BOOT_11
#define PIN_BOOT_12	BOOT_12
#define PIN_BOOT_13	BOOT_13
#define PIN_BOOT_14	BOOT_14
#define PIN_BOOT_15	BOOT_15
#define PIN_BOOT_16	BOOT_16
#define PIN_BOOT_17	BOOT_17
#define PIN_BOOT_18	BOOT_18

#define PIN_GPIOAO_0	(AO_OFFSET + GPIOAO_0)
#define PIN_GPIOAO_1	(AO_OFFSET + GPIOAO_1)
#define PIN_GPIOAO_2	(AO_OFFSET + GPIOAO_2)
#define PIN_GPIOAO_3	(AO_OFFSET + GPIOAO_3)
#define PIN_GPIOAO_4	(AO_OFFSET + GPIOAO_4)
#define PIN_GPIOAO_5	(AO_OFFSET + GPIOAO_5)
#define PIN_GPIOAO_6	(AO_OFFSET + GPIOAO_6)
#define PIN_GPIOAO_7	(AO_OFFSET + GPIOAO_7)
#define PIN_GPIOAO_8	(AO_OFFSET + GPIOAO_8)
#define PIN_GPIOAO_9	(AO_OFFSET + GPIOAO_9)
#define PIN_GPIOAO_10	(AO_OFFSET + GPIOAO_10)
#define PIN_GPIOAO_11	(AO_OFFSET + GPIOAO_11)
#define PIN_GPIOAO_12	(AO_OFFSET + GPIOAO_12)
#define PIN_GPIOAO_13	(AO_OFFSET + GPIOAO_13)
#define PIN_GPIO_BSD_EN	(AO_OFFSET + GPIO_BSD_EN)
#define PIN_GPIO_TEST_N	(AO_OFFSET + GPIO_TEST_N)

static const struct pinctrl_pin_desc meson8_pins[] = {
	MESON_PIN(GPIOX_0),
	MESON_PIN(GPIOX_1),
	MESON_PIN(GPIOX_2),
	MESON_PIN(GPIOX_3),
	MESON_PIN(GPIOX_4),
	MESON_PIN(GPIOX_5),
	MESON_PIN(GPIOX_6),
	MESON_PIN(GPIOX_7),
	MESON_PIN(GPIOX_8),
	MESON_PIN(GPIOX_9),
	MESON_PIN(GPIOX_10),
	MESON_PIN(GPIOX_11),
	MESON_PIN(GPIOX_12),
	MESON_PIN(GPIOX_13),
	MESON_PIN(GPIOX_14),
	MESON_PIN(GPIOX_15),
	MESON_PIN(GPIOX_16),
	MESON_PIN(GPIOX_17),
	MESON_PIN(GPIOX_18),
	MESON_PIN(GPIOX_19),
	MESON_PIN(GPIOX_20),
	MESON_PIN(GPIOX_21),
	MESON_PIN(GPIOY_0),
	MESON_PIN(GPIOY_1),
	MESON_PIN(GPIOY_2),
	MESON_PIN(GPIOY_3),
	MESON_PIN(GPIOY_4),
	MESON_PIN(GPIOY_5),
	MESON_PIN(GPIOY_6),
	MESON_PIN(GPIOY_7),
	MESON_PIN(GPIOY_8),
	MESON_PIN(GPIOY_9),
	MESON_PIN(GPIOY_10),
	MESON_PIN(GPIOY_11),
	MESON_PIN(GPIOY_12),
	MESON_PIN(GPIOY_13),
	MESON_PIN(GPIOY_14),
	MESON_PIN(GPIOY_15),
	MESON_PIN(GPIOY_16),
	MESON_PIN(GPIODV_0),
	MESON_PIN(GPIODV_1),
	MESON_PIN(GPIODV_2),
	MESON_PIN(GPIODV_3),
	MESON_PIN(GPIODV_4),
	MESON_PIN(GPIODV_5),
	MESON_PIN(GPIODV_6),
	MESON_PIN(GPIODV_7),
	MESON_PIN(GPIODV_8),
	MESON_PIN(GPIODV_9),
	MESON_PIN(GPIODV_10),
	MESON_PIN(GPIODV_11),
	MESON_PIN(GPIODV_12),
	MESON_PIN(GPIODV_13),
	MESON_PIN(GPIODV_14),
	MESON_PIN(GPIODV_15),
	MESON_PIN(GPIODV_16),
	MESON_PIN(GPIODV_17),
	MESON_PIN(GPIODV_18),
	MESON_PIN(GPIODV_19),
	MESON_PIN(GPIODV_20),
	MESON_PIN(GPIODV_21),
	MESON_PIN(GPIODV_22),
	MESON_PIN(GPIODV_23),
	MESON_PIN(GPIODV_24),
	MESON_PIN(GPIODV_25),
	MESON_PIN(GPIODV_26),
	MESON_PIN(GPIODV_27),
	MESON_PIN(GPIODV_28),
	MESON_PIN(GPIODV_29),
	MESON_PIN(GPIOH_0),
	MESON_PIN(GPIOH_1),
	MESON_PIN(GPIOH_2),
	MESON_PIN(GPIOH_3),
	MESON_PIN(GPIOH_4),
	MESON_PIN(GPIOH_5),
	MESON_PIN(GPIOH_6),
	MESON_PIN(GPIOH_7),
	MESON_PIN(GPIOH_8),
	MESON_PIN(GPIOH_9),
	MESON_PIN(GPIOZ_0),
	MESON_PIN(GPIOZ_1),
	MESON_PIN(GPIOZ_2),
	MESON_PIN(GPIOZ_3),
	MESON_PIN(GPIOZ_4),
	MESON_PIN(GPIOZ_5),
	MESON_PIN(GPIOZ_6),
	MESON_PIN(GPIOZ_7),
	MESON_PIN(GPIOZ_8),
	MESON_PIN(GPIOZ_9),
	MESON_PIN(GPIOZ_10),
	MESON_PIN(GPIOZ_11),
	MESON_PIN(GPIOZ_12),
	MESON_PIN(GPIOZ_13),
	MESON_PIN(GPIOZ_14),
	MESON_PIN(CARD_0),
	MESON_PIN(CARD_1),
	MESON_PIN(CARD_2),
	MESON_PIN(CARD_3),
	MESON_PIN(CARD_4),
	MESON_PIN(CARD_5),
	MESON_PIN(CARD_6),
	MESON_PIN(BOOT_0),
	MESON_PIN(BOOT_1),
	MESON_PIN(BOOT_2),
	MESON_PIN(BOOT_3),
	MESON_PIN(BOOT_4),
	MESON_PIN(BOOT_5),
	MESON_PIN(BOOT_6),
	MESON_PIN(BOOT_7),
	MESON_PIN(BOOT_8),
	MESON_PIN(BOOT_9),
	MESON_PIN(BOOT_10),
	MESON_PIN(BOOT_11),
	MESON_PIN(BOOT_12),
	MESON_PIN(BOOT_13),
	MESON_PIN(BOOT_14),
	MESON_PIN(BOOT_15),
	MESON_PIN(BOOT_16),
	MESON_PIN(BOOT_17),
	MESON_PIN(BOOT_18),
	MESON_PIN(GPIOAO_0),
	MESON_PIN(GPIOAO_1),
	MESON_PIN(GPIOAO_2),
	MESON_PIN(GPIOAO_3),
	MESON_PIN(GPIOAO_4),
	MESON_PIN(GPIOAO_5),
	MESON_PIN(GPIOAO_6),
	MESON_PIN(GPIOAO_7),
	MESON_PIN(GPIOAO_8),
	MESON_PIN(GPIOAO_9),
	MESON_PIN(GPIOAO_10),
	MESON_PIN(GPIOAO_11),
	MESON_PIN(GPIOAO_12),
	MESON_PIN(GPIOAO_13),
	MESON_PIN(GPIO_BSD_EN),
	MESON_PIN(GPIO_TEST_N),
};

/* bank X */
static const unsigned int sd_d0_a_pins[] = { PIN_GPIOX_0 };
static const unsigned int sd_d1_a_pins[] = { PIN_GPIOX_1 };
static const unsigned int sd_d2_a_pins[] = { PIN_GPIOX_2 };
static const unsigned int sd_d3_a_pins[] = { PIN_GPIOX_3 };
static const unsigned int sd_clk_a_pins[] = { PIN_GPIOX_8 };
static const unsigned int sd_cmd_a_pins[] = { PIN_GPIOX_9 };

static const unsigned int sdxc_d0_a_pins[] = { PIN_GPIOX_0 };
static const unsigned int sdxc_d13_a_pins[] = { PIN_GPIOX_1, PIN_GPIOX_2,
						PIN_GPIOX_3 };
static const unsigned int sdxc_d47_a_pins[] = { PIN_GPIOX_4, PIN_GPIOX_5,
						PIN_GPIOX_6, PIN_GPIOX_7 };
static const unsigned int sdxc_clk_a_pins[] = { PIN_GPIOX_8 };
static const unsigned int sdxc_cmd_a_pins[] = { PIN_GPIOX_9 };

static const unsigned int pcm_out_a_pins[] = { PIN_GPIOX_4 };
static const unsigned int pcm_in_a_pins[] = { PIN_GPIOX_5 };
static const unsigned int pcm_fs_a_pins[] = { PIN_GPIOX_6 };
static const unsigned int pcm_clk_a_pins[] = { PIN_GPIOX_7 };

static const unsigned int uart_tx_a0_pins[] = { PIN_GPIOX_4 };
static const unsigned int uart_rx_a0_pins[] = { PIN_GPIOX_5 };
static const unsigned int uart_cts_a0_pins[] = { PIN_GPIOX_6 };
static const unsigned int uart_rts_a0_pins[] = { PIN_GPIOX_7 };

static const unsigned int uart_tx_a1_pins[] = { PIN_GPIOX_12 };
static const unsigned int uart_rx_a1_pins[] = { PIN_GPIOX_13 };
static const unsigned int uart_cts_a1_pins[] = { PIN_GPIOX_14 };
static const unsigned int uart_rts_a1_pins[] = { PIN_GPIOX_15 };

static const unsigned int uart_tx_b0_pins[] = { PIN_GPIOX_16 };
static const unsigned int uart_rx_b0_pins[] = { PIN_GPIOX_17 };
static const unsigned int uart_cts_b0_pins[] = { PIN_GPIOX_18 };
static const unsigned int uart_rts_b0_pins[] = { PIN_GPIOX_19 };

static const unsigned int iso7816_det_pins[] = { PIN_GPIOX_16 };
static const unsigned int iso7816_reset_pins[] = { PIN_GPIOX_17 };
static const unsigned int iso7816_clk_pins[] = { PIN_GPIOX_18 };
static const unsigned int iso7816_data_pins[] = { PIN_GPIOX_19 };

static const unsigned int i2c_sda_d0_pins[] = { PIN_GPIOX_16 };
static const unsigned int i2c_sck_d0_pins[] = { PIN_GPIOX_17 };

static const unsigned int xtal_32k_out_pins[] = { PIN_GPIOX_10 };
static const unsigned int xtal_24m_out_pins[] = { PIN_GPIOX_11 };

/* bank Y */
static const unsigned int uart_tx_c_pins[] = { PIN_GPIOY_0 };
static const unsigned int uart_rx_c_pins[] = { PIN_GPIOY_1 };
static const unsigned int uart_cts_c_pins[] = { PIN_GPIOY_2 };
static const unsigned int uart_rts_c_pins[] = { PIN_GPIOY_3 };

static const unsigned int pcm_out_b_pins[] = { PIN_GPIOY_4 };
static const unsigned int pcm_in_b_pins[] = { PIN_GPIOY_5 };
static const unsigned int pcm_fs_b_pins[] = { PIN_GPIOY_6 };
static const unsigned int pcm_clk_b_pins[] = { PIN_GPIOY_7 };

static const unsigned int i2c_sda_c0_pins[] = { PIN_GPIOY_0 };
static const unsigned int i2c_sck_c0_pins[] = { PIN_GPIOY_1 };

/* bank DV */
static const unsigned int dvin_rgb_pins[] = { PIN_GPIODV_0, PIN_GPIODV_1,
					      PIN_GPIODV_2, PIN_GPIODV_3,
					      PIN_GPIODV_4, PIN_GPIODV_5,
					      PIN_GPIODV_6, PIN_GPIODV_7,
					      PIN_GPIODV_8, PIN_GPIODV_9,
					      PIN_GPIODV_10, PIN_GPIODV_11,
					      PIN_GPIODV_12, PIN_GPIODV_13,
					      PIN_GPIODV_14, PIN_GPIODV_15,
					      PIN_GPIODV_16, PIN_GPIODV_17,
					      PIN_GPIODV_18, PIN_GPIODV_19,
					      PIN_GPIODV_20, PIN_GPIODV_21,
					      PIN_GPIODV_22, PIN_GPIODV_23 };
static const unsigned int dvin_vs_pins[] = { PIN_GPIODV_24 };
static const unsigned int dvin_hs_pins[] = { PIN_GPIODV_25 };
static const unsigned int dvin_clk_pins[] = { PIN_GPIODV_26 };
static const unsigned int dvin_de_pins[] = { PIN_GPIODV_27 };

static const unsigned int enc_0_pins[] = { PIN_GPIODV_0 };
static const unsigned int enc_1_pins[] = { PIN_GPIODV_1 };
static const unsigned int enc_2_pins[] = { PIN_GPIODV_2 };
static const unsigned int enc_3_pins[] = { PIN_GPIODV_3 };
static const unsigned int enc_4_pins[] = { PIN_GPIODV_4 };
static const unsigned int enc_5_pins[] = { PIN_GPIODV_5 };
static const unsigned int enc_6_pins[] = { PIN_GPIODV_6 };
static const unsigned int enc_7_pins[] = { PIN_GPIODV_7 };
static const unsigned int enc_8_pins[] = { PIN_GPIODV_8 };
static const unsigned int enc_9_pins[] = { PIN_GPIODV_9 };
static const unsigned int enc_10_pins[] = { PIN_GPIODV_10 };
static const unsigned int enc_11_pins[] = { PIN_GPIODV_11 };
static const unsigned int enc_12_pins[] = { PIN_GPIODV_12 };
static const unsigned int enc_13_pins[] = { PIN_GPIODV_13 };
static const unsigned int enc_14_pins[] = { PIN_GPIODV_14 };
static const unsigned int enc_15_pins[] = { PIN_GPIODV_15 };
static const unsigned int enc_16_pins[] = { PIN_GPIODV_16 };
static const unsigned int enc_17_pins[] = { PIN_GPIODV_17 };

static const unsigned int uart_tx_b1_pins[] = { PIN_GPIODV_24 };
static const unsigned int uart_rx_b1_pins[] = { PIN_GPIODV_25 };
static const unsigned int uart_cts_b1_pins[] = { PIN_GPIODV_26 };
static const unsigned int uart_rts_b1_pins[] = { PIN_GPIODV_27 };

static const unsigned int vga_vs_pins[] = { PIN_GPIODV_24 };
static const unsigned int vga_hs_pins[] = { PIN_GPIODV_25 };

/* bank H */
static const unsigned int hdmi_hpd_pins[] = { PIN_GPIOH_0 };
static const unsigned int hdmi_sda_pins[] = { PIN_GPIOH_1 };
static const unsigned int hdmi_scl_pins[] = { PIN_GPIOH_2 };
static const unsigned int hdmi_cec_pins[] = { PIN_GPIOH_3 };

static const unsigned int spi_ss0_0_pins[] = { PIN_GPIOH_3 };
static const unsigned int spi_miso_0_pins[] = { PIN_GPIOH_4 };
static const unsigned int spi_mosi_0_pins[] = { PIN_GPIOH_5 };
static const unsigned int spi_sclk_0_pins[] = { PIN_GPIOH_6 };

static const unsigned int i2c_sda_d1_pins[] = { PIN_GPIOH_7 };
static const unsigned int i2c_sck_d1_pins[] = { PIN_GPIOH_8 };

/* bank Z */
static const unsigned int spi_ss0_1_pins[] = { PIN_GPIOZ_9 };
static const unsigned int spi_ss1_1_pins[] = { PIN_GPIOZ_10 };
static const unsigned int spi_sclk_1_pins[] = { PIN_GPIOZ_11 };
static const unsigned int spi_mosi_1_pins[] = { PIN_GPIOZ_12 };
static const unsigned int spi_miso_1_pins[] = { PIN_GPIOZ_13 };
static const unsigned int spi_ss2_1_pins[] = { PIN_GPIOZ_14 };

static const unsigned int eth_tx_clk_50m_pins[] = { PIN_GPIOZ_4 };
static const unsigned int eth_tx_en_pins[] = { PIN_GPIOZ_5 };
static const unsigned int eth_txd1_pins[] = { PIN_GPIOZ_6 };
static const unsigned int eth_txd0_pins[] = { PIN_GPIOZ_7 };
static const unsigned int eth_rx_clk_in_pins[] = { PIN_GPIOZ_8 };
static const unsigned int eth_rx_dv_pins[] = { PIN_GPIOZ_9 };
static const unsigned int eth_rxd1_pins[] = { PIN_GPIOZ_10 };
static const unsigned int eth_rxd0_pins[] = { PIN_GPIOZ_11 };
static const unsigned int eth_mdio_pins[] = { PIN_GPIOZ_12 };
static const unsigned int eth_mdc_pins[] = { PIN_GPIOZ_13 };

static const unsigned int i2c_sda_a0_pins[] = { PIN_GPIOZ_0 };
static const unsigned int i2c_sck_a0_pins[] = { PIN_GPIOZ_1 };

static const unsigned int i2c_sda_b_pins[] = { PIN_GPIOZ_2 };
static const unsigned int i2c_sck_b_pins[] = { PIN_GPIOZ_3 };

static const unsigned int i2c_sda_c1_pins[] = { PIN_GPIOZ_4 };
static const unsigned int i2c_sck_c1_pins[] = { PIN_GPIOZ_5 };

static const unsigned int i2c_sda_a1_pins[] = { PIN_GPIOZ_0 };
static const unsigned int i2c_sck_a1_pins[] = { PIN_GPIOZ_1 };

static const unsigned int i2c_sda_a2_pins[] = { PIN_GPIOZ_0 };
static const unsigned int i2c_sck_a2_pins[] = { PIN_GPIOZ_1 };

/* bank BOOT */
static const unsigned int sd_d0_c_pins[] = { PIN_BOOT_0 };
static const unsigned int sd_d1_c_pins[] = { PIN_BOOT_1 };
static const unsigned int sd_d2_c_pins[] = { PIN_BOOT_2 };
static const unsigned int sd_d3_c_pins[] = { PIN_BOOT_3 };
static const unsigned int sd_cmd_c_pins[] = { PIN_BOOT_16 };
static const unsigned int sd_clk_c_pins[] = { PIN_BOOT_17 };

static const unsigned int sdxc_d0_c_pins[] = { PIN_BOOT_0};
static const unsigned int sdxc_d13_c_pins[] = { PIN_BOOT_1, PIN_BOOT_2,
						PIN_BOOT_3 };
static const unsigned int sdxc_d47_c_pins[] = { PIN_BOOT_4, PIN_BOOT_5,
						PIN_BOOT_6, PIN_BOOT_7 };
static const unsigned int sdxc_cmd_c_pins[] = { PIN_BOOT_16 };
static const unsigned int sdxc_clk_c_pins[] = { PIN_BOOT_17 };

static const unsigned int nand_io_pins[] = { PIN_BOOT_0, PIN_BOOT_1,
					     PIN_BOOT_2, PIN_BOOT_3,
					     PIN_BOOT_4, PIN_BOOT_5,
					     PIN_BOOT_6, PIN_BOOT_7 };
static const unsigned int nand_io_ce0_pins[] = { PIN_BOOT_8 };
static const unsigned int nand_io_ce1_pins[] = { PIN_BOOT_9 };
static const unsigned int nand_io_rb0_pins[] = { PIN_BOOT_10 };
static const unsigned int nand_ale_pins[] = { PIN_BOOT_11 };
static const unsigned int nand_cle_pins[] = { PIN_BOOT_12 };
static const unsigned int nand_wen_clk_pins[] = { PIN_BOOT_13 };
static const unsigned int nand_ren_clk_pins[] = { PIN_BOOT_14 };
static const unsigned int nand_dqs_pins[] = { PIN_BOOT_15 };
static const unsigned int nand_ce2_pins[] = { PIN_BOOT_16 };
static const unsigned int nand_ce3_pins[] = { PIN_BOOT_17 };

static const unsigned int nor_d_pins[] = { PIN_BOOT_11 };
static const unsigned int nor_q_pins[] = { PIN_BOOT_12 };
static const unsigned int nor_c_pins[] = { PIN_BOOT_13 };
static const unsigned int nor_cs_pins[] = { PIN_BOOT_18 };

/* bank CARD */
static const unsigned int sd_d1_b_pins[] = { PIN_CARD_0 };
static const unsigned int sd_d0_b_pins[] = { PIN_CARD_1 };
static const unsigned int sd_clk_b_pins[] = { PIN_CARD_2 };
static const unsigned int sd_cmd_b_pins[] = { PIN_CARD_3 };
static const unsigned int sd_d3_b_pins[] = { PIN_CARD_4 };
static const unsigned int sd_d2_b_pins[] = { PIN_CARD_5 };

static const unsigned int sdxc_d13_b_pins[] = { PIN_CARD_0, PIN_CARD_4,
						PIN_CARD_5 };
static const unsigned int sdxc_d0_b_pins[] = { PIN_CARD_1 };
static const unsigned int sdxc_clk_b_pins[] = { PIN_CARD_2 };
static const unsigned int sdxc_cmd_b_pins[] = { PIN_CARD_3 };

/* bank AO */
static const unsigned int uart_tx_ao_a_pins[] = { PIN_GPIOAO_0 };
static const unsigned int uart_rx_ao_a_pins[] = { PIN_GPIOAO_1 };
static const unsigned int uart_cts_ao_a_pins[] = { PIN_GPIOAO_2 };
static const unsigned int uart_rts_ao_a_pins[] = { PIN_GPIOAO_3 };

static const unsigned int remote_input_pins[] = { PIN_GPIOAO_7 };

static const unsigned int i2c_slave_sck_ao_pins[] = { PIN_GPIOAO_4 };
static const unsigned int i2c_slave_sda_ao_pins[] = { PIN_GPIOAO_5 };

static const unsigned int uart_tx_ao_b0_pins[] = { PIN_GPIOAO_0 };
static const unsigned int uart_rx_ao_b0_pins[] = { PIN_GPIOAO_1 };

static const unsigned int uart_tx_ao_b1_pins[] = { PIN_GPIOAO_4 };
static const unsigned int uart_rx_ao_b1_pins[] = { PIN_GPIOAO_5 };

static const unsigned int i2c_mst_sck_ao_pins[] = { PIN_GPIOAO_4 };
static const unsigned int i2c_mst_sda_ao_pins[] = { PIN_GPIOAO_5 };

static struct meson_pmx_group meson8_groups[] = {
	GPIO_GROUP(GPIOX_0),
	GPIO_GROUP(GPIOX_1),
	GPIO_GROUP(GPIOX_2),
	GPIO_GROUP(GPIOX_3),
	GPIO_GROUP(GPIOX_4),
	GPIO_GROUP(GPIOX_5),
	GPIO_GROUP(GPIOX_6),
	GPIO_GROUP(GPIOX_7),
	GPIO_GROUP(GPIOX_8),
	GPIO_GROUP(GPIOX_9),
	GPIO_GROUP(GPIOX_10),
	GPIO_GROUP(GPIOX_11),
	GPIO_GROUP(GPIOX_12),
	GPIO_GROUP(GPIOX_13),
	GPIO_GROUP(GPIOX_14),
	GPIO_GROUP(GPIOX_15),
	GPIO_GROUP(GPIOX_16),
	GPIO_GROUP(GPIOX_17),
	GPIO_GROUP(GPIOX_18),
	GPIO_GROUP(GPIOX_19),
	GPIO_GROUP(GPIOX_20),
	GPIO_GROUP(GPIOX_21),
	GPIO_GROUP(GPIOY_0),
	GPIO_GROUP(GPIOY_1),
	GPIO_GROUP(GPIOY_2),
	GPIO_GROUP(GPIOY_3),
	GPIO_GROUP(GPIOY_4),
	GPIO_GROUP(GPIOY_5),
	GPIO_GROUP(GPIOY_6),
	GPIO_GROUP(GPIOY_7),
	GPIO_GROUP(GPIOY_8),
	GPIO_GROUP(GPIOY_9),
	GPIO_GROUP(GPIOY_10),
	GPIO_GROUP(GPIOY_11),
	GPIO_GROUP(GPIOY_12),
	GPIO_GROUP(GPIOY_13),
	GPIO_GROUP(GPIOY_14),
	GPIO_GROUP(GPIOY_15),
	GPIO_GROUP(GPIOY_16),
	GPIO_GROUP(GPIODV_0),
	GPIO_GROUP(GPIODV_1),
	GPIO_GROUP(GPIODV_2),
	GPIO_GROUP(GPIODV_3),
	GPIO_GROUP(GPIODV_4),
	GPIO_GROUP(GPIODV_5),
	GPIO_GROUP(GPIODV_6),
	GPIO_GROUP(GPIODV_7),
	GPIO_GROUP(GPIODV_8),
	GPIO_GROUP(GPIODV_9),
	GPIO_GROUP(GPIODV_10),
	GPIO_GROUP(GPIODV_11),
	GPIO_GROUP(GPIODV_12),
	GPIO_GROUP(GPIODV_13),
	GPIO_GROUP(GPIODV_14),
	GPIO_GROUP(GPIODV_15),
	GPIO_GROUP(GPIODV_16),
	GPIO_GROUP(GPIODV_17),
	GPIO_GROUP(GPIODV_18),
	GPIO_GROUP(GPIODV_19),
	GPIO_GROUP(GPIODV_20),
	GPIO_GROUP(GPIODV_21),
	GPIO_GROUP(GPIODV_22),
	GPIO_GROUP(GPIODV_23),
	GPIO_GROUP(GPIODV_24),
	GPIO_GROUP(GPIODV_25),
	GPIO_GROUP(GPIODV_26),
	GPIO_GROUP(GPIODV_27),
	GPIO_GROUP(GPIODV_28),
	GPIO_GROUP(GPIODV_29),
	GPIO_GROUP(GPIOH_0),
	GPIO_GROUP(GPIOH_1),
	GPIO_GROUP(GPIOH_2),
	GPIO_GROUP(GPIOH_3),
	GPIO_GROUP(GPIOH_4),
	GPIO_GROUP(GPIOH_5),
	GPIO_GROUP(GPIOH_6),
	GPIO_GROUP(GPIOH_7),
	GPIO_GROUP(GPIOH_8),
	GPIO_GROUP(GPIOH_9),
	GPIO_GROUP(GPIOZ_0),
	GPIO_GROUP(GPIOZ_1),
	GPIO_GROUP(GPIOZ_2),
	GPIO_GROUP(GPIOZ_3),
	GPIO_GROUP(GPIOZ_4),
	GPIO_GROUP(GPIOZ_5),
	GPIO_GROUP(GPIOZ_6),
	GPIO_GROUP(GPIOZ_7),
	GPIO_GROUP(GPIOZ_8),
	GPIO_GROUP(GPIOZ_9),
	GPIO_GROUP(GPIOZ_10),
	GPIO_GROUP(GPIOZ_11),
	GPIO_GROUP(GPIOZ_12),
	GPIO_GROUP(GPIOZ_13),
	GPIO_GROUP(GPIOZ_14),
	GPIO_GROUP(GPIOAO_0),
	GPIO_GROUP(GPIOAO_1),
	GPIO_GROUP(GPIOAO_2),
	GPIO_GROUP(GPIOAO_3),
	GPIO_GROUP(GPIOAO_4),
	GPIO_GROUP(GPIOAO_5),
	GPIO_GROUP(GPIOAO_6),
	GPIO_GROUP(GPIOAO_7),
	GPIO_GROUP(GPIOAO_8),
	GPIO_GROUP(GPIOAO_9),
	GPIO_GROUP(GPIOAO_10),
	GPIO_GROUP(GPIOAO_11),
	GPIO_GROUP(GPIOAO_12),
	GPIO_GROUP(GPIOAO_13),
	GPIO_GROUP(GPIO_BSD_EN),
	GPIO_GROUP(GPIO_TEST_N),

	/* bank X */
	GROUP(sd_d0_a,		8,	5),
	GROUP(sd_d1_a,		8,	4),
	GROUP(sd_d2_a,		8,	3),
	GROUP(sd_d3_a,		8,	2),
	GROUP(sd_clk_a,		8,	1),
	GROUP(sd_cmd_a,		8,	0),

	GROUP(sdxc_d0_a,	5,	14),
	GROUP(sdxc_d13_a,	5,	13),
	GROUP(sdxc_d47_a,	5,	12),
	GROUP(sdxc_clk_a,	5,	11),
	GROUP(sdxc_cmd_a,	5,	10),

	GROUP(pcm_out_a,	3,	30),
	GROUP(pcm_in_a,		3,	29),
	GROUP(pcm_fs_a,		3,	28),
	GROUP(pcm_clk_a,	3,	27),

	GROUP(uart_tx_a0,	4,	17),
	GROUP(uart_rx_a0,	4,	16),
	GROUP(uart_cts_a0,	4,	15),
	GROUP(uart_rts_a0,	4,	14),

	GROUP(uart_tx_a1,	4,	13),
	GROUP(uart_rx_a1,	4,	12),
	GROUP(uart_cts_a1,	4,	11),
	GROUP(uart_rts_a1,	4,	10),

	GROUP(uart_tx_b0,	4,	9),
	GROUP(uart_rx_b0,	4,	8),
	GROUP(uart_cts_b0,	4,	7),
	GROUP(uart_rts_b0,	4,	6),

	GROUP(iso7816_det,	4,	21),
	GROUP(iso7816_reset,	4,	20),
	GROUP(iso7816_clk,	4,	19),
	GROUP(iso7816_data,	4,	18),

	GROUP(i2c_sda_d0,	4,	5),
	GROUP(i2c_sck_d0,	4,	4),

	GROUP(xtal_32k_out,	3,	22),
	GROUP(xtal_24m_out,	3,	23),

	/* bank Y */
	GROUP(uart_tx_c,	1,	19),
	GROUP(uart_rx_c,	1,	18),
	GROUP(uart_cts_c,	1,	17),
	GROUP(uart_rts_c,	1,	16),

	GROUP(pcm_out_b,	4,	25),
	GROUP(pcm_in_b,		4,	24),
	GROUP(pcm_fs_b,		4,	23),
	GROUP(pcm_clk_b,	4,	22),

	GROUP(i2c_sda_c0,	1,	15),
	GROUP(i2c_sck_c0,	1,	14),

	/* bank DV */
	GROUP(dvin_rgb,		0,	6),
	GROUP(dvin_vs,		0,	9),
	GROUP(dvin_hs,		0,	8),
	GROUP(dvin_clk,		0,	7),
	GROUP(dvin_de,		0,	10),

	GROUP(enc_0,		7,	0),
	GROUP(enc_1,		7,	1),
	GROUP(enc_2,		7,	2),
	GROUP(enc_3,		7,	3),
	GROUP(enc_4,		7,	4),
	GROUP(enc_5,		7,	5),
	GROUP(enc_6,		7,	6),
	GROUP(enc_7,		7,	7),
	GROUP(enc_8,		7,	8),
	GROUP(enc_9,		7,	9),
	GROUP(enc_10,		7,	10),
	GROUP(enc_11,		7,	11),
	GROUP(enc_12,		7,	12),
	GROUP(enc_13,		7,	13),
	GROUP(enc_14,		7,	14),
	GROUP(enc_15,		7,	15),
	GROUP(enc_16,		7,	16),
	GROUP(enc_17,		7,	17),

	GROUP(uart_tx_b1,	6,	23),
	GROUP(uart_rx_b1,	6,	22),
	GROUP(uart_cts_b1,	6,	21),
	GROUP(uart_rts_b1,	6,	20),

	GROUP(vga_vs,		0,	21),
	GROUP(vga_hs,		0,	20),

	/* bank H */
	GROUP(hdmi_hpd,		1,	26),
	GROUP(hdmi_sda,		1,	25),
	GROUP(hdmi_scl,		1,	24),
	GROUP(hdmi_cec,		1,	23),

	GROUP(spi_ss0_0,	9,	13),
	GROUP(spi_miso_0,	9,	12),
	GROUP(spi_mosi_0,	9,	11),
	GROUP(spi_sclk_0,	9,	10),

	GROUP(i2c_sda_d1,	4,	3),
	GROUP(i2c_sck_d1,	4,	2),

	/* bank Z */
	GROUP(spi_ss0_1,	8,	16),
	GROUP(spi_ss1_1,	8,	12),
	GROUP(spi_sclk_1,	8,	15),
	GROUP(spi_mosi_1,	8,	14),
	GROUP(spi_miso_1,	8,	13),
	GROUP(spi_ss2_1,	8,	17),

	GROUP(eth_tx_clk_50m,	6,	15),
	GROUP(eth_tx_en,	6,	14),
	GROUP(eth_txd1,		6,	13),
	GROUP(eth_txd0,		6,	12),
	GROUP(eth_rx_clk_in,	6,	10),
	GROUP(eth_rx_dv,	6,	11),
	GROUP(eth_rxd1,		6,	8),
	GROUP(eth_rxd0,		6,	7),
	GROUP(eth_mdio,		6,	6),
	GROUP(eth_mdc,		6,	5),

	GROUP(i2c_sda_a0,	5,	31),
	GROUP(i2c_sck_a0,	5,	30),

	GROUP(i2c_sda_b,	5,	27),
	GROUP(i2c_sck_b,	5,	26),

	GROUP(i2c_sda_c1,	5,	25),
	GROUP(i2c_sck_c1,	5,	24),

	GROUP(i2c_sda_a1,	5,	9),
	GROUP(i2c_sck_a1,	5,	8),

	GROUP(i2c_sda_a2,	5,	7),
	GROUP(i2c_sck_a2,	5,	6),

	/* bank BOOT */
	GROUP(sd_d0_c,		6,	29),
	GROUP(sd_d1_c,		6,	28),
	GROUP(sd_d2_c,		6,	27),
	GROUP(sd_d3_c,		6,	26),
	GROUP(sd_cmd_c,		6,	25),
	GROUP(sd_clk_c,		6,	24),

	GROUP(sdxc_d0_c,	4,	30),
	GROUP(sdxc_d13_c,	4,	29),
	GROUP(sdxc_d47_c,	4,	28),
	GROUP(sdxc_cmd_c,	4,	27),
	GROUP(sdxc_clk_c,	4,	26),

	GROUP(nand_io,		2,	26),
	GROUP(nand_io_ce0,	2,	25),
	GROUP(nand_io_ce1,	2,	24),
	GROUP(nand_io_rb0,	2,	17),
	GROUP(nand_ale,		2,	21),
	GROUP(nand_cle,		2,	20),
	GROUP(nand_wen_clk,	2,	19),
	GROUP(nand_ren_clk,	2,	18),
	GROUP(nand_dqs,		2,	27),
	GROUP(nand_ce2,		2,	23),
	GROUP(nand_ce3,		2,	22),

	GROUP(nor_d,		5,	1),
	GROUP(nor_q,		5,	3),
	GROUP(nor_c,		5,	2),
	GROUP(nor_cs,		5,	0),

	/* bank CARD */
	GROUP(sd_d1_b,		2,	14),
	GROUP(sd_d0_b,		2,	15),
	GROUP(sd_clk_b,		2,	11),
	GROUP(sd_cmd_b,		2,	10),
	GROUP(sd_d3_b,		2,	12),
	GROUP(sd_d2_b,		2,	13),

	GROUP(sdxc_d13_b,	2,	6),
	GROUP(sdxc_d0_b,	2,	7),
	GROUP(sdxc_clk_b,	2,	5),
	GROUP(sdxc_cmd_b,	2,	4),

	/* bank AO */
	GROUP_AO(uart_tx_ao_a,		0,	12),
	GROUP_AO(uart_rx_ao_a,		0,	11),
	GROUP_AO(uart_cts_ao_a,		0,	10),
	GROUP_AO(uart_rts_ao_a,		0,	9),

	GROUP_AO(remote_input,		0,	0),

	GROUP_AO(i2c_slave_sck_ao,	0,	2),
	GROUP_AO(i2c_slave_sda_ao,	0,	1),

	GROUP_AO(uart_tx_ao_b0,		0,	26),
	GROUP_AO(uart_rx_ao_b0,		0,	25),

	GROUP_AO(uart_tx_ao_b1,		0,	24),
	GROUP_AO(uart_rx_ao_b1,		0,	23),

	GROUP_AO(i2c_mst_sck_ao,	0,	6),
	GROUP_AO(i2c_mst_sda_ao,	0,	5),
};

static const char * const gpio_groups[] = {
	"GPIOX_0", "GPIOX_1", "GPIOX_2", "GPIOX_3", "GPIOX_4",
	"GPIOX_5", "GPIOX_6", "GPIOX_7", "GPIOX_8", "GPIOX_9",
	"GPIOX_10", "GPIOX_11", "GPIOX_12", "GPIOX_13", "GPIOX_14",
	"GPIOX_15", "GPIOX_16", "GPIOX_17", "GPIOX_18", "GPIOX_19",
	"GPIOX_20", "GPIOX_21",

	"GPIOY_0", "GPIOY_1", "GPIOY_2", "GPIOY_3", "GPIOY_4",
	"GPIOY_5", "GPIOY_6", "GPIOY_7", "GPIOY_8", "GPIOY_9",
	"GPIOY_10", "GPIOY_11", "GPIOY_12", "GPIOY_13", "GPIOY_14",
	"GPIOY_15", "GPIOY_16",

	"GPIODV_0", "GPIODV_1", "GPIODV_2", "GPIODV_3", "GPIODV_4",
	"GPIODV_5", "GPIODV_6", "GPIODV_7", "GPIODV_8", "GPIODV_9",
	"GPIODV_10", "GPIODV_11", "GPIODV_12", "GPIODV_13", "GPIODV_14",
	"GPIODV_15", "GPIODV_16", "GPIODV_17", "GPIODV_18", "GPIODV_19",
	"GPIODV_20", "GPIODV_21", "GPIODV_22", "GPIODV_23", "GPIODV_24",
	"GPIODV_25", "GPIODV_26", "GPIODV_27", "GPIODV_28", "GPIODV_29",

	"GPIOH_0", "GPIOH_1", "GPIOH_2", "GPIOH_3", "GPIOH_4",
	"GPIOH_5", "GPIOH_6", "GPIOH_7", "GPIOH_8", "GPIOH_9",

	"GPIOZ_0", "GPIOZ_1", "GPIOZ_2", "GPIOZ_3", "GPIOZ_4",
	"GPIOZ_5", "GPIOZ_6", "GPIOZ_7", "GPIOZ_8", "GPIOZ_9",
	"GPIOZ_10", "GPIOZ_11", "GPIOZ_12", "GPIOZ_13", "GPIOZ_14",

	"CARD_0", "CARD_1", "CARD_2", "CARD_3", "CARD_4",
	"CARD_5", "CARD_6",

	"BOOT_0", "BOOT_1", "BOOT_2", "BOOT_3", "BOOT_4",
	"BOOT_5", "BOOT_6", "BOOT_7", "BOOT_8", "BOOT_9",
	"BOOT_10", "BOOT_11", "BOOT_12", "BOOT_13", "BOOT_14",
	"BOOT_15", "BOOT_16", "BOOT_17", "BOOT_18",

	"GPIOAO_0", "GPIOAO_1", "GPIOAO_2", "GPIOAO_3",
	"GPIOAO_4", "GPIOAO_5", "GPIOAO_6", "GPIOAO_7",
	"GPIOAO_8", "GPIOAO_9", "GPIOAO_10", "GPIOAO_11",
	"GPIOAO_12", "GPIOAO_13", "GPIO_BSD_EN", "GPIO_TEST_N"
};

static const char * const sd_a_groups[] = {
	"sd_d0_a", "sd_d1_a", "sd_d2_a", "sd_d3_a", "sd_clk_a", "sd_cmd_a"
};

static const char * const sdxc_a_groups[] = {
	"sdxc_d0_a", "sdxc_d13_a", "sdxc_d47_a", "sdxc_clk_a", "sdxc_cmd_a"
};

static const char * const pcm_a_groups[] = {
	"pcm_out_a", "pcm_in_a", "pcm_fs_a", "pcm_clk_a"
};

static const char * const uart_a_groups[] = {
	"uart_tx_a0", "uart_rx_a0", "uart_cts_a0", "uart_rts_a0",
	"uart_tx_a1", "uart_rx_a1", "uart_cts_a1", "uart_rts_a1"
};

static const char * const uart_b_groups[] = {
	"uart_tx_b0", "uart_rx_b0", "uart_cts_b0", "uart_rts_b0",
	"uart_tx_b1", "uart_rx_b1", "uart_cts_b1", "uart_rts_b1"
};

static const char * const iso7816_groups[] = {
	"iso7816_det", "iso7816_reset", "iso7816_clk", "iso7816_data"
};

static const char * const i2c_d_groups[] = {
	"i2c_sda_d0", "i2c_sck_d0", "i2c_sda_d1", "i2c_sck_d1"
};

static const char * const xtal_groups[] = {
	"xtal_32k_out", "xtal_24m_out"
};

static const char * const uart_c_groups[] = {
	"uart_tx_c", "uart_rx_c", "uart_cts_c", "uart_rts_c"
};

static const char * const pcm_b_groups[] = {
	"pcm_out_b", "pcm_in_b", "pcm_fs_b", "pcm_clk_b"
};

static const char * const i2c_c_groups[] = {
	"i2c_sda_c0", "i2c_sck_c0", "i2c_sda_c1", "i2c_sck_c1"
};

static const char * const dvin_groups[] = {
	"dvin_rgb", "dvin_vs", "dvin_hs", "dvin_clk", "dvin_de"
};

static const char * const enc_groups[] = {
	"enc_0", "enc_1", "enc_2", "enc_3", "enc_4", "enc_5",
	"enc_6", "enc_7", "enc_8", "enc_9", "enc_10", "enc_11",
	"enc_12", "enc_13", "enc_14", "enc_15", "enc_16", "enc_17"
};

static const char * const vga_groups[] = {
	"vga_vs", "vga_hs"
};

static const char * const hdmi_groups[] = {
	"hdmi_hpd", "hdmi_sda", "hdmi_scl", "hdmi_cec"
};

static const char * const spi_groups[] = {
	"spi_ss0_0", "spi_miso_0", "spi_mosi_0", "spi_sclk_0",
	"spi_ss0_1", "spi_ss1_1", "spi_sclk_1", "spi_mosi_1",
	"spi_miso_1", "spi_ss2_1"
};

static const char * const ethernet_groups[] = {
	"eth_tx_clk_50m", "eth_tx_en", "eth_txd1",
	"eth_txd0", "eth_rx_clk_in", "eth_rx_dv",
	"eth_rxd1", "eth_rxd0", "eth_mdio", "eth_mdc"
};

static const char * const i2c_a_groups[] = {
	"i2c_sda_a0", "i2c_sck_a0", "i2c_sda_a1", "i2c_sck_a1",
	"i2c_sda_a2", "i2c_sck_a2"
};

static const char * const i2c_b_groups[] = {
	"i2c_sda_b", "i2c_sck_b"
};

static const char * const sd_c_groups[] = {
	"sd_d0_c", "sd_d1_c", "sd_d2_c", "sd_d3_c",
	"sd_cmd_c", "sd_clk_c"
};

static const char * const sdxc_c_groups[] = {
	"sdxc_d0_c", "sdxc_d13_c", "sdxc_d47_c", "sdxc_cmd_c",
	"sdxc_clk_c"
};

static const char * const nand_groups[] = {
	"nand_io", "nand_io_ce0", "nand_io_ce1",
	"nand_io_rb0", "nand_ale", "nand_cle",
	"nand_wen_clk", "nand_ren_clk", "nand_dqs",
	"nand_ce2", "nand_ce3"
};

static const char * const nor_groups[] = {
	"nor_d", "nor_q", "nor_c", "nor_cs"
};

static const char * const sd_b_groups[] = {
	"sd_d1_b", "sd_d0_b", "sd_clk_b", "sd_cmd_b",
	"sd_d3_b", "sd_d2_b"
};

static const char * const sdxc_b_groups[] = {
	"sdxc_d13_b", "sdxc_d0_b", "sdxc_clk_b", "sdxc_cmd_b"
};

static const char * const uart_ao_groups[] = {
	"uart_tx_ao_a", "uart_rx_ao_a", "uart_cts_ao_a", "uart_rts_ao_a"
};

static const char * const remote_groups[] = {
	"remote_input"
};

static const char * const i2c_slave_ao_groups[] = {
	"i2c_slave_sck_ao", "i2c_slave_sda_ao"
};

static const char * const uart_ao_b_groups[] = {
	"uart_tx_ao_b0", "uart_rx_ao_b0", "uart_tx_ao_b1", "uart_rx_ao_b1"
};

static const char * const i2c_mst_ao_groups[] = {
	"i2c_mst_sck_ao", "i2c_mst_sda_ao"
};

static struct meson_pmx_func meson8_functions[] = {
	FUNCTION(gpio),
	FUNCTION(sd_a),
	FUNCTION(sdxc_a),
	FUNCTION(pcm_a),
	FUNCTION(uart_a),
	FUNCTION(uart_b),
	FUNCTION(iso7816),
	FUNCTION(i2c_d),
	FUNCTION(xtal),
	FUNCTION(uart_c),
	FUNCTION(pcm_b),
	FUNCTION(i2c_c),
	FUNCTION(dvin),
	FUNCTION(enc),
	FUNCTION(vga),
	FUNCTION(hdmi),
	FUNCTION(spi),
	FUNCTION(ethernet),
	FUNCTION(i2c_a),
	FUNCTION(i2c_b),
	FUNCTION(sd_c),
	FUNCTION(sdxc_c),
	FUNCTION(nand),
	FUNCTION(nor),
	FUNCTION(sd_b),
	FUNCTION(sdxc_b),
	FUNCTION(uart_ao),
	FUNCTION(remote),
	FUNCTION(i2c_slave_ao),
	FUNCTION(uart_ao_b),
	FUNCTION(i2c_mst_ao),
};

static struct meson_bank meson8_banks[] = {
	/*   name    first         last             pullen  pull     dir     out     in  */
	BANK("X",    PIN_GPIOX_0,  PIN_GPIOX_21,    4,  0,  4,  0,  0,  0,  1,  0,  2,  0),
	BANK("Y",    PIN_GPIOY_0,  PIN_GPIOY_16,    3,  0,  3,  0,  3,  0,  4,  0,  5,  0),
	BANK("DV",   PIN_GPIODV_0, PIN_GPIODV_29,   0,  0,  0,  0,  7,  0,  8,  0,  9,  0),
	BANK("H",    PIN_GPIOH_0,  PIN_GPIOH_9,     1, 16,  1, 16,  9, 19, 10, 19, 11, 19),
	BANK("Z",    PIN_GPIOZ_0,  PIN_GPIOZ_14,    1,  0,  1,  0,  3, 17,  4, 17,  5, 17),
	BANK("CARD", PIN_CARD_0,   PIN_CARD_6,      2, 20,  2, 20,  0, 22,  1, 22,  2, 22),
	BANK("BOOT", PIN_BOOT_0,   PIN_BOOT_18,     2,  0,  2,  0,  9,  0, 10,  0, 11,  0),
};

static struct meson_bank meson8_ao_banks[] = {
	/*   name    first         last             pullen  pull     dir     out     in  */
	BANK("AO",   PIN_GPIOAO_0, PIN_GPIO_TEST_N, 0,  0,  0, 16,  0,  0,  0, 16,  1,  0),
};

static struct meson_domain_data meson8_domain_data[] = {
	{
		.name		= "banks",
		.banks		= meson8_banks,
		.num_banks	= ARRAY_SIZE(meson8_banks),
		.pin_base	= 0,
		.num_pins	= 120,
	},
	{
		.name		= "ao-bank",
		.banks		= meson8_ao_banks,
		.num_banks	= ARRAY_SIZE(meson8_ao_banks),
		.pin_base	= 120,
		.num_pins	= 16,
	},
};

struct meson_pinctrl_data meson8_pinctrl_data = {
	.pins		= meson8_pins,
	.groups		= meson8_groups,
	.funcs		= meson8_functions,
	.domain_data	= meson8_domain_data,
	.num_pins	= ARRAY_SIZE(meson8_pins),
	.num_groups	= ARRAY_SIZE(meson8_groups),
	.num_funcs	= ARRAY_SIZE(meson8_functions),
	.num_domains	= ARRAY_SIZE(meson8_domain_data),
};