blob: 57d11a902c5d2d087d5882ff08f16644e9c44912 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
|
/* SPDX-License-Identifier: GPL-2.0-only */
/* Copyright (c) 2018-2021 Intel Corporation */
#ifndef __PECI_INTERNAL_H
#define __PECI_INTERNAL_H
#include <linux/device.h>
#include <linux/types.h>
struct peci_controller;
struct peci_device;
struct peci_request;
/* PECI CPU address range 0x30-0x37 */
#define PECI_BASE_ADDR 0x30
#define PECI_DEVICE_NUM_MAX 8
struct peci_request *peci_request_alloc(struct peci_device *device, u8 tx_len, u8 rx_len);
void peci_request_free(struct peci_request *req);
extern struct device_type peci_device_type;
int peci_device_create(struct peci_controller *controller, u8 addr);
void peci_device_destroy(struct peci_device *device);
extern struct bus_type peci_bus_type;
extern struct device_type peci_controller_type;
#endif /* __PECI_INTERNAL_H */
|
