1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
|
// SPDX-License-Identifier: GPL-2.0-only
/*
* Copyright (C) 2015 Altera Corporation. All rights reserved.
*/
/dts-v1/;
/ {
model = "Altera NiosII Max10";
compatible = "altr,niosii-max10";
#address-cells = <1>;
#size-cells = <1>;
cpus {
#address-cells = <1>;
#size-cells = <0>;
cpu: cpu@0 {
device_type = "cpu";
compatible = "altr,nios2-1.1";
reg = <0x00000000>;
interrupt-controller;
#interrupt-cells = <1>;
altr,exception-addr = <0xc8000120>;
altr,fast-tlb-miss-addr = <0xc0000100>;
altr,has-div = <1>;
altr,has-initda = <1>;
altr,has-mmu = <1>;
altr,has-mul = <1>;
altr,implementation = "fast";
altr,pid-num-bits = <8>;
altr,reset-addr = <0xd4000000>;
altr,tlb-num-entries = <256>;
altr,tlb-num-ways = <16>;
altr,tlb-ptr-sz = <8>;
clock-frequency = <75000000>;
dcache-line-size = <32>;
dcache-size = <32768>;
icache-line-size = <32>;
icache-size = <32768>;
};
};
memory {
device_type = "memory";
reg = <0x08000000 0x08000000>,
<0x00000000 0x00000400>;
};
sopc0: sopc@0 {
device_type = "soc";
ranges;
#address-cells = <1>;
#size-cells = <1>;
compatible = "altr,avalon", "simple-bus";
bus-frequency = <75000000>;
jtag_uart: serial@18001530 {
compatible = "altr,juart-1.0";
reg = <0x18001530 0x00000008>;
interrupt-parent = <&cpu>;
interrupts = <7>;
};
a_16550_uart_0: serial@18001600 {
compatible = "altr,16550-FIFO32", "ns16550a";
reg = <0x18001600 0x00000200>;
interrupt-parent = <&cpu>;
interrupts = <1>;
auto-flow-control = <1>;
clock-frequency = <50000000>;
fifo-size = <32>;
reg-io-width = <4>;
reg-shift = <2>;
tx-threshold = <16>;
};
sysid: sysid@18001528 {
compatible = "altr,sysid-1.0";
reg = <0x18001528 0x00000008>;
id = <4207856382>;
timestamp = <1431309290>;
};
rgmii_0_eth_tse_0: ethernet@400 {
compatible = "altr,tse-msgdma-1.0", "altr,tse-1.0";
reg = <0x00000400 0x00000400>,
<0x00000820 0x00000020>,
<0x00000800 0x00000020>,
<0x000008c0 0x00000008>,
<0x00000840 0x00000020>,
<0x00000860 0x00000020>;
reg-names = "control_port", "rx_csr", "rx_desc", "rx_resp", "tx_csr", "tx_desc";
interrupt-parent = <&cpu>;
interrupts = <2 3>;
interrupt-names = "rx_irq", "tx_irq";
rx-fifo-depth = <8192>;
tx-fifo-depth = <8192>;
address-bits = <48>;
max-frame-size = <1500>;
local-mac-address = [00 00 00 00 00 00];
altr,has-supplementary-unicast;
altr,enable-sup-addr = <1>;
altr,has-hash-multicast-filter;
altr,enable-hash = <1>;
phy-mode = "rgmii-id";
phy-handle = <&phy0>;
rgmii_0_eth_tse_0_mdio: mdio {
compatible = "altr,tse-mdio";
#address-cells = <1>;
#size-cells = <0>;
phy0: ethernet-phy@0 {
reg = <0>;
device_type = "ethernet-phy";
};
};
};
enet_pll: clock@0 {
compatible = "altr,pll-1.0";
#clock-cells = <1>;
enet_pll_c0: enet_pll_c0 {
compatible = "fixed-clock";
#clock-cells = <0>;
clock-frequency = <125000000>;
clock-output-names = "enet_pll-c0";
};
enet_pll_c1: enet_pll_c1 {
compatible = "fixed-clock";
#clock-cells = <0>;
clock-frequency = <25000000>;
clock-output-names = "enet_pll-c1";
};
enet_pll_c2: enet_pll_c2 {
compatible = "fixed-clock";
#clock-cells = <0>;
clock-frequency = <2500000>;
clock-output-names = "enet_pll-c2";
};
};
sys_pll: clock@1 {
compatible = "altr,pll-1.0";
#clock-cells = <1>;
sys_pll_c0: sys_pll_c0 {
compatible = "fixed-clock";
#clock-cells = <0>;
clock-frequency = <100000000>;
clock-output-names = "sys_pll-c0";
};
sys_pll_c1: sys_pll_c1 {
compatible = "fixed-clock";
#clock-cells = <0>;
clock-frequency = <50000000>;
clock-output-names = "sys_pll-c1";
};
sys_pll_c2: sys_pll_c2 {
compatible = "fixed-clock";
#clock-cells = <0>;
clock-frequency = <75000000>;
clock-output-names = "sys_pll-c2";
};
};
sys_clk_timer: timer@18001440 {
compatible = "altr,timer-1.0";
reg = <0x18001440 0x00000020>;
interrupt-parent = <&cpu>;
interrupts = <0>;
clock-frequency = <75000000>;
};
led_pio: gpio@180014d0 {
compatible = "altr,pio-1.0";
reg = <0x180014d0 0x00000010>;
altr,ngpio = <4>;
#gpio-cells = <2>;
gpio-controller;
};
button_pio: gpio@180014c0 {
compatible = "altr,pio-1.0";
reg = <0x180014c0 0x00000010>;
interrupt-parent = <&cpu>;
interrupts = <6>;
altr,ngpio = <3>;
altr,interrupt-type = <2>;
edge_type = <1>;
level_trigger = <0>;
#gpio-cells = <2>;
gpio-controller;
};
sys_clk_timer_1: timer@880 {
compatible = "altr,timer-1.0";
reg = <0x00000880 0x00000020>;
interrupt-parent = <&cpu>;
interrupts = <5>;
clock-frequency = <75000000>;
};
fpga_leds: leds {
compatible = "gpio-leds";
led_fpga0: fpga0 {
label = "fpga_led0";
gpios = <&led_pio 0 1>;
};
led_fpga1: fpga1 {
label = "fpga_led1";
gpios = <&led_pio 1 1>;
};
led_fpga2: fpga2 {
label = "fpga_led2";
gpios = <&led_pio 2 1>;
};
led_fpga3: fpga3 {
label = "fpga_led3";
gpios = <&led_pio 3 1>;
};
};
};
chosen {
bootargs = "debug earlycon console=ttyS0,115200";
stdout-path = &a_16550_uart_0;
};
};
|
