summaryrefslogtreecommitdiff
path: root/drivers/cxl
AgeCommit message (Expand)Author
2026-01-13cxl: Check for invalid addresses returned from translation functions on errorsRobert Richter
2026-01-12cxl/hdm: Fix potential infinite loop in __cxl_dpa_reserve()Li Ming
2026-01-09cxl/acpi: Restore HBIW check before dereferencing platform_dataAlison Schofield
2026-01-09cxl/port: Fix target list setup for multiple decoders sharing the same dportRobert Richter
2026-01-05cxl/region: fix format string for resource_size_tArnd Bergmann
2026-01-05cxl/mem: Introduce cxl_memdev_attach for CXL-dependent operationDan Williams
2026-01-05cxl/mem: Drop @host argument to devm_cxl_add_memdev()Dan Williams
2026-01-05cxl/mem: Convert devm_cxl_add_memdev() to scope-based-cleanupDan Williams
2026-01-05cxl/port: Arrange for always synchronous endpoint attachDan Williams
2026-01-05cxl/mem: Arrange for always-synchronous memdev attachDan Williams
2026-01-05cxl/mem: Fix devm_cxl_memdev_edac_release() confusionDan Williams
2025-12-05Merge tag 'soc-drivers-6.19-2' of git://git.kernel.org/pub/scm/linux/kernel/g...Linus Torvalds
2025-12-04Merge tag 'cxl-for-6.19' of git://git.kernel.org/pub/scm/linux/kernel/git/cxl...Linus Torvalds
2025-11-27Merge tag 'cache-for-v6.19' of https://git.kernel.org/pub/scm/linux/kernel/gi...Arnd Bergmann
2025-11-17memregion: Support fine grained invalidate by cpu_cache_invalidate_memregion()Yicong Yang
2025-11-17memregion: Drop unused IORES_DESC_* parameter from cpu_cache_invalidate_memre...Jonathan Cameron
2025-11-14Merge branch 'for-6.19/cxl-prm' into cxl-for-nextDave Jiang
2025-11-14cxl/region: Remove local variable @inc in cxl_port_setup_targets()Robert Richter
2025-11-14cxl/acpi: Group xor arithmetric setup code in a single blockRobert Richter
2025-11-14cxl: Simplify cxl_rd_ops allocation and handlingRobert Richter
2025-11-13Merge branch 'for-6.19/cxl-elc' into cxl-for-nextDave Jiang
2025-11-13Merge branch 'for-6.19/cxl-addr-xlat' into cxl-for-nextDave Jiang
2025-11-12cxl: Clarify comment in spa_maps_hpa()Dave Jiang
2025-11-12cxl: Rename region_res_match_cxl_range() to spa_maps_hpa()Dave Jiang
2025-11-12cxl: Add handling of locked CXL decoderDave Jiang
2025-11-07cxl: Adjust offset calculation for poison injectionDave Jiang
2025-11-03cxl/region: Add support to indicate region has extended linear cacheDave Jiang
2025-11-03cxl: Adjust extended linear cache failure emission in cxl_acpiDave Jiang
2025-11-03cxl/acpi: Make the XOR calculations available for testingAlison Schofield
2025-11-03cxl/region: Refactor address translation funcs for testingAlison Schofield
2025-11-03cxl/pci: replace use of system_wq with system_percpu_wqMarco Crivellari
2025-11-03cxl: fix typos in cdat.c commentsAlok Tiwari
2025-11-03cxl/port: Remove devm_cxl_port_enumerate_dports()Li Ming
2025-10-14cxl/trace: Subtract to find an hpa_alias0 in cxl_poison eventsAlison Schofield
2025-10-14cxl/region: Use %pa printk format to emit resource_size_tAlison Schofield
2025-10-14cxl: Fix match_region_by_range() to use region_res_match_cxl_range()Dave Jiang
2025-10-14cxl: Set range param for region_res_match_cxl_range() as constDave Jiang
2025-10-14cxl/acpi: Fix setup of memory resource in cxl_acpi_set_cache_size()Dave Jiang
2025-10-13cxl/features: Add check for no entries in cxl_feature_infoDave Jiang
2025-10-13cxl/port: Avoid missing port component registers setupLi Ming
2025-09-18Merge branch 'for-6.18/cxl-delay-dport' into cxl-for-nextDave Jiang
2025-09-18cxl: Move port register setup to when first dport appearDave Jiang
2025-09-18cxl: Change sslbis handler to only handle single dportDave Jiang
2025-09-18cxl/test: Adjust the mock version of devm_cxl_switch_port_decoders_setup()Dave Jiang
2025-09-18cxl/test: Add mock version of devm_cxl_add_dport_by_dev()Dave Jiang
2025-09-18cxl: Defer dport allocation for switch portsDave Jiang
2025-09-18cxl/test: Refactor decoder setup to reduce cxl_test burdenDave Jiang
2025-09-17cxl: Add a cached copy of target_map to cxl_decoderDave Jiang
2025-09-17cxl: Add helper to delete dportDave Jiang
2025-09-17cxl: Add helper to detect top of CXL device topologyDave Jiang