summaryrefslogtreecommitdiff
path: root/arch/arm64/include
AgeCommit message (Expand)Author
2020-07-28Merge branch 'kvm-arm64/misc-5.9' into kvmarm-master/next-WIPMarc Zyngier
2020-07-28Merge branch 'kvm-arm64/target-table-no-more' into kvmarm-master/next-WIPMarc Zyngier
2020-07-28Merge branch 'kvm-arm64/ptrauth-nvhe' into kvmarm-master/next-WIPMarc Zyngier
2020-07-28Merge branch 'kvm-arm64/pre-nv-5.9' into kvmarm-master/next-WIPMarc Zyngier
2020-07-28KVM: arm64: Substitute RANDOMIZE_BASE for HARDEN_EL2_VECTORSDavid Brazdil
2020-07-28KVM: arm64: Prevent vcpu_has_ptrauth from generating OOL functionsMarc Zyngier
2020-07-25Merge git://git.kernel.org/pub/scm/linux/kernel/git/netdev/netDavid S. Miller
2020-07-24arm64/vdso: Add time namespace pageAndrei Vagin
2020-07-24arm64: Reserve HWCAP2_MTE as (1 << 18)Catalin Marinas
2020-07-22arm64: s/AMEVTYPE/AMEVTYPERVladimir Murzin
2020-07-22arch_topology, sched/core: Cleanup thermal pressure definitionValentin Schneider
2020-07-21arm64: perf: Expose some new events via sysfsShaokun Zhang
2020-07-21arm64: Reduce the number of header files pulled into vmlinux.lds.SWill Deacon
2020-07-21asm/rwonce: Don't pull <asm/barrier.h> into 'asm-generic/rwonce.h'Will Deacon
2020-07-19net: remove compat_sys_{get,set}sockoptChristoph Hellwig
2020-07-17Merge tag 'arm64-fixes' of git://git.kernel.org/pub/scm/linux/kernel/git/arm6...Linus Torvalds
2020-07-16arm64: compat: Ensure upper 32 bits of x0 are zero on syscall returnWill Deacon
2020-07-16arm64: ptrace: Override SPSR.SS when single-stepping is enabledWill Deacon
2020-07-16arm64: ptrace: Consistently use pseudo-singlestep exceptionsWill Deacon
2020-07-15arm64: tlb: Use the TLBI RANGE feature in arm64Zhenyu Ye
2020-07-15arm64: tlb: Detect the ARMv8.4 TLBI RANGE featureZhenyu Ye
2020-07-15arm64/hugetlb: Reserve CMA areas for gigantic pages on 16K and 64K configsAnshuman Khandual
2020-07-14arm64/acpi: disallow AML memory opregions to access kernel memoryArd Biesheuvel
2020-07-10Merge tag 'arm64-fixes' of git://git.kernel.org/pub/scm/linux/kernel/git/arm6...Linus Torvalds
2020-07-10arm64: tlb: don't set the ttl value in flush_tlb_page_nosyncZhenyu Ye
2020-07-10KVM: arm64: clean up redundant 'kvm_run' parametersTianjia Zhang
2020-07-09KVM: arm64: Use common KVM implementation of MMU memory cachesSean Christopherson
2020-07-09KVM: arm64: Use common code's approach for __GFP_ZERO with memory cachesSean Christopherson
2020-07-09KVM: Move x86's version of struct kvm_mmu_memory_cache to common codeSean Christopherson
2020-07-08arm64: arch_timer: Allow an workaround descriptor to disable compat vdsoMarc Zyngier
2020-07-08arm64: Introduce a way to disable the 32bit vdsoMarc Zyngier
2020-07-08KVM: arm64: Fix definition of PAGE_HYP_DEVICEWill Deacon
2020-07-07KVM: arm64: Don't use has_vhe() for CHOOSE_HYP_SYM()Marc Zyngier
2020-07-07arm64: Shift the __tlbi_level() indentation leftCatalin Marinas
2020-07-07arm64: tlb: Set the TTL field in flush_*_tlb_rangeZhenyu Ye
2020-07-07arm64: tlb: Set the TTL field in flush_tlb_rangeZhenyu Ye
2020-07-07arm64: Add tlbi_user_level TLB invalidation helperZhenyu Ye
2020-07-07KVM: arm64: timers: Move timer registers to the sys_regs fileMarc Zyngier
2020-07-07KVM: arm64: Move SPSR_EL1 to the system register arrayMarc Zyngier
2020-07-07KVM: arm64: Disintegrate SPSR arrayMarc Zyngier
2020-07-07KVM: arm64: Move SP_EL1 to the system register arrayMarc Zyngier
2020-07-07KVM: arm64: Move ELR_EL1 to the system register arrayMarc Zyngier
2020-07-07KVM: arm64: Make struct kvm_regs userspace-onlyMarc Zyngier
2020-07-07KVM: arm64: hyp: Use ctxt_sys_reg/__vcpu_sys_reg instead of raw sys_regs accessMarc Zyngier
2020-07-07KVM: arm64: Introduce accessor for ctxt->sys_regMarc Zyngier
2020-07-07KVM: arm64: Use TTL hint in when invalidating stage-2 translationsMarc Zyngier
2020-07-07KVM: arm64: Factor out stage 2 page table data from struct kvmChristoffer Dall
2020-07-07Merge branch 'kvm-arm64/ttl-for-arm64' into HEADMarc Zyngier
2020-07-07arm64: Add level-hinted TLB invalidation helperMarc Zyngier
2020-07-07arm64: Document SW reserved PTE/PMD bits in Stage-2 descriptorsMarc Zyngier