summaryrefslogtreecommitdiff
path: root/drivers/iommu/dma-iommu.c
diff options
context:
space:
mode:
authorLu Baolu <baolu.lu@linux.intel.com>2019-11-20 14:10:16 +0800
committerJoerg Roedel <jroedel@suse.de>2019-12-18 16:18:34 +0100
commitf81b846dcd9a1e6d120f73970a9a98b7fcaaffba (patch)
treeb08f2a769d8053358f8582029a544cd733066fad /drivers/iommu/dma-iommu.c
parentcde9319e884eb6267a0df446f3c131fe1108defb (diff)
downloadlwn-f81b846dcd9a1e6d120f73970a9a98b7fcaaffba.tar.gz
lwn-f81b846dcd9a1e6d120f73970a9a98b7fcaaffba.zip
iommu/vt-d: Remove incorrect PSI capability check
The PSI (Page Selective Invalidation) bit in the capability register is only valid for second-level translation. Intel IOMMU supporting scalable mode must support page/address selective IOTLB invalidation for first-level translation. Remove the PSI capability check in SVA cache invalidation code. Fixes: 8744daf4b0699 ("iommu/vt-d: Remove global page flush support") Cc: Jacob Pan <jacob.jun.pan@linux.intel.com> Signed-off-by: Lu Baolu <baolu.lu@linux.intel.com> Signed-off-by: Joerg Roedel <jroedel@suse.de>
Diffstat (limited to 'drivers/iommu/dma-iommu.c')
0 files changed, 0 insertions, 0 deletions