diff options
| author | Chris Wilson <chris@chris-wilson.co.uk> | 2011-02-02 12:13:49 +0000 |
|---|---|---|
| committer | Chris Wilson <chris@chris-wilson.co.uk> | 2011-02-02 15:52:38 +0000 |
| commit | 71a77e07d0e33b57d4a50c173e5ce4fabceddbec (patch) | |
| tree | 5bc38bd4d4cfcbf28a5ff2cef8a88d22da873037 /drivers/gpu/drm/i915/i915_reg.h | |
| parent | 5fe49d86f9d01044abf687a8cd21edef636d58aa (diff) | |
| download | lwn-71a77e07d0e33b57d4a50c173e5ce4fabceddbec.tar.gz lwn-71a77e07d0e33b57d4a50c173e5ce4fabceddbec.zip | |
drm/i915: Invalidate TLB caches on SNB BLT/BSD rings
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Cc: stable@kernel.org
Diffstat (limited to 'drivers/gpu/drm/i915/i915_reg.h')
| -rw-r--r-- | drivers/gpu/drm/i915/i915_reg.h | 4 |
1 files changed, 3 insertions, 1 deletions
diff --git a/drivers/gpu/drm/i915/i915_reg.h b/drivers/gpu/drm/i915/i915_reg.h index 5cfc68940f17..15d94c63918c 100644 --- a/drivers/gpu/drm/i915/i915_reg.h +++ b/drivers/gpu/drm/i915/i915_reg.h @@ -174,7 +174,9 @@ * address/value pairs. Don't overdue it, though, x <= 2^4 must hold! */ #define MI_LOAD_REGISTER_IMM(x) MI_INSTR(0x22, 2*x-1) -#define MI_FLUSH_DW MI_INSTR(0x26, 2) /* for GEN6 */ +#define MI_FLUSH_DW MI_INSTR(0x26, 1) /* for GEN6 */ +#define MI_INVALIDATE_TLB (1<<18) +#define MI_INVALIDATE_BSD (1<<7) #define MI_BATCH_BUFFER MI_INSTR(0x30, 1) #define MI_BATCH_NON_SECURE (1) #define MI_BATCH_NON_SECURE_I965 (1<<8) |