diff options
author | Kevin Cernekee <cernekee@gmail.com> | 2014-10-20 21:27:57 -0700 |
---|---|---|
committer | Ralf Baechle <ralf@linux-mips.org> | 2014-11-24 07:45:11 +0100 |
commit | a7ef1eaddbf4bd50bfee92d9dfbecadc61467bbf (patch) | |
tree | 05dae8279d0ea3b6bcc6d56a1e99bae5ec9446ce /arch/x86/syscalls/syscall_32.tbl | |
parent | 3677a283621446805044a73a36b3539a0b41bc12 (diff) | |
download | lwn-a7ef1eaddbf4bd50bfee92d9dfbecadc61467bbf.tar.gz lwn-a7ef1eaddbf4bd50bfee92d9dfbecadc61467bbf.zip |
MIPS: Allow MIPS_CPU_SCACHE to be used with different line sizes
CONFIG_MIPS_CPU_SCACHE determines whether to build sc-mips.c. However,
it is currently hardwired to use an L1_SHIFT of 6 (64 bytes). Move the
L1_SHIFT selection into the CPU or SoC section so that other SoCs can
select different values.
Signed-off-by: Kevin Cernekee <cernekee@gmail.com>
Cc: f.fainelli@gmail.com
Cc: mbizon@freebox.fr
Cc: jogo@openwrt.org
Cc: jfraser@broadcom.com
Cc: linux-mips@linux-mips.org
Cc: devicetree@vger.kernel.org
Patchwork: https://patchwork.linux-mips.org/patch/8162/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Diffstat (limited to 'arch/x86/syscalls/syscall_32.tbl')
0 files changed, 0 insertions, 0 deletions