diff options
| author | Nicholas Piggin <npiggin@gmail.com> | 2018-05-05 03:19:28 +1000 |
|---|---|---|
| committer | Michael Ellerman <mpe@ellerman.id.au> | 2018-06-03 20:40:26 +1000 |
| commit | 54071e4176f0cedc39809f51cdbc78edd38ee77a (patch) | |
| tree | bee09315c63fd8bcdc5c14ec844b8fdbab06099d /arch/powerpc/include/asm/processor.h | |
| parent | 9f4b61b2777dfd1692189ab3e38f8eb7dc669512 (diff) | |
| download | lwn-54071e4176f0cedc39809f51cdbc78edd38ee77a.tar.gz lwn-54071e4176f0cedc39809f51cdbc78edd38ee77a.zip | |
powerpc/64s: micro-optimise __hard_irq_enable() for mtmsrd L=1 support
Book3S minimum supported ISA version now requires mtmsrd L=1. This
instruction does not require bits other than RI and EE to be supplied,
so __hard_irq_enable() and __hard_irq_disable() does not have to read
the kernel_msr from paca.
Interrupt entry code already relies on L=1 support.
Signed-off-by: Nicholas Piggin <npiggin@gmail.com>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
Diffstat (limited to 'arch/powerpc/include/asm/processor.h')
0 files changed, 0 insertions, 0 deletions