summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/stm32h743.dtsi
diff options
context:
space:
mode:
authorFabrice Gasnier <fabrice.gasnier@st.com>2018-02-23 14:36:00 +0100
committerAlexandre Torgue <alexandre.torgue@st.com>2018-05-04 09:45:54 +0200
commit0a84a00094eea4080288f5c62aff8a90e510a252 (patch)
tree6a1dc23fab2731da101d16def52daebca713fbfa /arch/arm/boot/dts/stm32h743.dtsi
parentf235cf5da79505ca69c673b8b0f31bd8cbcfb2f7 (diff)
downloadlwn-0a84a00094eea4080288f5c62aff8a90e510a252.tar.gz
lwn-0a84a00094eea4080288f5c62aff8a90e510a252.zip
ARM: dts: stm32: update pwm-cells for LPTimer on stm32h743
LPTimer pwm cells should be updated to 3, to allow initialization of channel, period and polarity. Signed-off-by: Fabrice Gasnier <fabrice.gasnier@st.com> Signed-off-by: Alexandre Torgue <alexandre.torgue@st.com>
Diffstat (limited to 'arch/arm/boot/dts/stm32h743.dtsi')
-rw-r--r--arch/arm/boot/dts/stm32h743.dtsi5
1 files changed, 5 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/stm32h743.dtsi b/arch/arm/boot/dts/stm32h743.dtsi
index 7b64af01693b..637beffe5067 100644
--- a/arch/arm/boot/dts/stm32h743.dtsi
+++ b/arch/arm/boot/dts/stm32h743.dtsi
@@ -86,6 +86,7 @@
pwm {
compatible = "st,stm32-pwm-lp";
+ #pwm-cells = <3>;
status = "disabled";
};
@@ -382,6 +383,7 @@
pwm {
compatible = "st,stm32-pwm-lp";
+ #pwm-cells = <3>;
status = "disabled";
};
@@ -408,6 +410,7 @@
pwm {
compatible = "st,stm32-pwm-lp";
+ #pwm-cells = <3>;
status = "disabled";
};
@@ -429,6 +432,7 @@
pwm {
compatible = "st,stm32-pwm-lp";
+ #pwm-cells = <3>;
status = "disabled";
};
};
@@ -444,6 +448,7 @@
pwm {
compatible = "st,stm32-pwm-lp";
+ #pwm-cells = <3>;
status = "disabled";
};
};