summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/imx6dl-yapp4-common.dtsi
diff options
context:
space:
mode:
authorMichal Vokáč <michal.vokac@ysoft.com>2019-03-01 08:26:42 +0100
committerShawn Guo <shawnguo@kernel.org>2019-03-19 16:48:00 +0800
commit1a7ee0efb26d6e25433c6d4428028ac614f55ff1 (patch)
tree9f1acc87bb4e78227ca5fcb16604191167f37591 /arch/arm/boot/dts/imx6dl-yapp4-common.dtsi
parent9e98c678c2d6ae3a17cb2de55d17f69dddaa231b (diff)
downloadlwn-1a7ee0efb26d6e25433c6d4428028ac614f55ff1.tar.gz
lwn-1a7ee0efb26d6e25433c6d4428028ac614f55ff1.zip
ARM: dts: imx6dl-yapp4: Use rgmii-id phy mode on the cpu port
Use rgmii-id phy mode for the CPU port (MAC0) of the QCA8334 switch to add delays to both Tx and Rx clock. It worked with the rgmii mode before because the qca8k driver (incorrectly) enabled delays in that mode and rgmii-id was not implemented at all. Commit 5ecdd77c61c8 ("net: dsa: qca8k: disable delay for RGMII mode") removed the delays from the RGMII mode and hence broke the networking. To fix the problem, commit a968b5e9d587 ("net: dsa: qca8k: Enable delay for RGMII_ID mode") was introduced. Now the correct phy mode is available so use it. Signed-off-by: Michal Vokáč <michal.vokac@ysoft.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
Diffstat (limited to 'arch/arm/boot/dts/imx6dl-yapp4-common.dtsi')
-rw-r--r--arch/arm/boot/dts/imx6dl-yapp4-common.dtsi2
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/arm/boot/dts/imx6dl-yapp4-common.dtsi b/arch/arm/boot/dts/imx6dl-yapp4-common.dtsi
index b715ab0fa1ff..091d829f6b05 100644
--- a/arch/arm/boot/dts/imx6dl-yapp4-common.dtsi
+++ b/arch/arm/boot/dts/imx6dl-yapp4-common.dtsi
@@ -125,7 +125,7 @@
ethphy0: port@0 {
reg = <0>;
label = "cpu";
- phy-mode = "rgmii";
+ phy-mode = "rgmii-id";
ethernet = <&fec>;
fixed-link {