diff options
author | Kaixu Xia <xiakaixu@huawei.com> | 2015-03-30 14:13:39 -0600 |
---|---|---|
committer | Greg Kroah-Hartman <gregkh@linuxfoundation.org> | 2015-04-03 16:17:03 +0200 |
commit | 223437c72ae008094e43199dea93c3a144c4e153 (patch) | |
tree | a995f97376f17e00f743f02f6e1aa8328864ad4a /arch/arm/boot/dts/hip04.dtsi | |
parent | a0a500efab41c761a1d1fd919d2e42a3a3545b2e (diff) | |
download | lwn-223437c72ae008094e43199dea93c3a144c4e153.tar.gz lwn-223437c72ae008094e43199dea93c3a144c4e153.zip |
coresight: remove the unnecessary configuration coresight-default-sink
The coresight-default-sink configuration option has been
removed from the framework. As such remove it from DT and bindings.
Signed-off-by: Kaixu Xia <xiakaixu@huawei.com>
Signed-off-by: Mathieu Poirier <mathieu.poirier@linaro.org>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
Diffstat (limited to 'arch/arm/boot/dts/hip04.dtsi')
-rw-r--r-- | arch/arm/boot/dts/hip04.dtsi | 1 |
1 files changed, 0 insertions, 1 deletions
diff --git a/arch/arm/boot/dts/hip04.dtsi b/arch/arm/boot/dts/hip04.dtsi index 238814596a87..44044f275115 100644 --- a/arch/arm/boot/dts/hip04.dtsi +++ b/arch/arm/boot/dts/hip04.dtsi @@ -275,7 +275,6 @@ compatible = "arm,coresight-etb10", "arm,primecell"; reg = <0 0xe3c42000 0 0x1000>; - coresight-default-sink; clocks = <&clk_375m>; clock-names = "apb_pclk"; port { |