summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/armada-39x.dtsi
diff options
context:
space:
mode:
authorGrzegorz Jaszczyk <jaz@semihalf.com>2016-08-04 12:14:09 +0200
committerGregory CLEMENT <gregory.clement@free-electrons.com>2016-08-08 16:28:52 +0200
commit39f3c23f51cdd0dfe9ef5a618f14060f4003909e (patch)
tree7a195bdc07ffff8fc399258be4dde9239a8dd6d3 /arch/arm/boot/dts/armada-39x.dtsi
parent061492cfad9f11dbc32df741a7164f307b69b6e6 (diff)
downloadlwn-39f3c23f51cdd0dfe9ef5a618f14060f4003909e.tar.gz
lwn-39f3c23f51cdd0dfe9ef5a618f14060f4003909e.zip
ARM: dts: mvebu: armada-39x: update the SDHCI node on Armada 39x
Commit 1140011ee9d9 ("mmc: sdhci-pxav3: Modify clock settings for the SDR50 and DDR50 modes") has extended the Device Tree binding used to describe PXAv3 SDHCI controllers in order to be able to use the SDR50 and DDR50 modes. This commit updates the Device Tree description of the Armada 39x SDHCI controller in other to take advantage of this functionality. Signed-off-by: Grzegorz Jaszczyk <jaz@semihalf.com> Acked-by: Gregory CLEMENT <gregory.clement@free-electrons.com> Signed-off-by: Gregory CLEMENT <gregory.clement@free-electrons.com>
Diffstat (limited to 'arch/arm/boot/dts/armada-39x.dtsi')
-rw-r--r--arch/arm/boot/dts/armada-39x.dtsi5
1 files changed, 4 insertions, 1 deletions
diff --git a/arch/arm/boot/dts/armada-39x.dtsi b/arch/arm/boot/dts/armada-39x.dtsi
index 251a2b6799d5..b11f86d2a3cf 100644
--- a/arch/arm/boot/dts/armada-39x.dtsi
+++ b/arch/arm/boot/dts/armada-39x.dtsi
@@ -356,7 +356,10 @@
sdhci@d8000 {
compatible = "marvell,armada-380-sdhci";
- reg = <0xd8000 0x1000>, <0xdc000 0x100>;
+ reg-names = "sdhci", "mbus", "conf-sdio3";
+ reg = <0xd8000 0x1000>,
+ <0xdc000 0x100>,
+ <0x18454 0x4>;
interrupts = <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&gateclk 17>;
mrvl,clk-delay-cycles = <0x1F>;