summaryrefslogtreecommitdiff
path: root/Documentation/devicetree/bindings/ufs
diff options
context:
space:
mode:
authorSujit Reddy Thumma <sthumma@codeaurora.org>2014-09-25 15:32:23 +0300
committerChristoph Hellwig <hch@lst.de>2014-10-01 13:11:19 +0200
commitc6e79dacd86fd7ddd452fa52b3f4ca996db31e49 (patch)
treea1482fd92a23e1c34eaaaaf3a70c1339f1b81eb6 /Documentation/devicetree/bindings/ufs
parentaa497613093412ee26ef4bfa4ffec8391553dfca (diff)
downloadlwn-c6e79dacd86fd7ddd452fa52b3f4ca996db31e49.tar.gz
lwn-c6e79dacd86fd7ddd452fa52b3f4ca996db31e49.zip
ufs: Add clock initialization support
Add generic clock initialization support for UFSHCD platform driver. The clock info is read from device tree using standard clock bindings. A generic max-clock-frequency-hz property is defined to save information on maximum operating clock frequency the h/w supports. Signed-off-by: Sujit Reddy Thumma <sthumma@codeaurora.org> Signed-off-by: Dolev Raviv <draviv@codeaurora.org> Signed-off-by: Christoph Hellwig <hch@lst.de>
Diffstat (limited to 'Documentation/devicetree/bindings/ufs')
-rw-r--r--Documentation/devicetree/bindings/ufs/ufshcd-pltfrm.txt15
1 files changed, 14 insertions, 1 deletions
diff --git a/Documentation/devicetree/bindings/ufs/ufshcd-pltfrm.txt b/Documentation/devicetree/bindings/ufs/ufshcd-pltfrm.txt
index 65e31173dccd..b0f791a8b28d 100644
--- a/Documentation/devicetree/bindings/ufs/ufshcd-pltfrm.txt
+++ b/Documentation/devicetree/bindings/ufs/ufshcd-pltfrm.txt
@@ -21,8 +21,17 @@ Optional properties:
- vccq-max-microamp : specifies max. load that can be drawn from vccq supply
- vccq2-max-microamp : specifies max. load that can be drawn from vccq2 supply
+- clocks : List of phandle and clock specifier pairs
+- clock-names : List of clock input name strings sorted in the same
+ order as the clocks property.
+- max-clock-frequency-hz : List of maximum operating frequency stored in the same
+ order as the clocks property. If this property is not
+ defined or a value in the array is "0" then it is assumed
+ that the frequency is set by the parent clock or a
+ fixed rate clock source.
+
Note: If above properties are not defined it can be assumed that the supply
-regulators are always on.
+regulators or clocks are always on.
Example:
ufshc@0xfc598000 {
@@ -37,4 +46,8 @@ Example:
vcc-max-microamp = 500000;
vccq-max-microamp = 200000;
vccq2-max-microamp = 200000;
+
+ clocks = <&core 0>, <&ref 0>, <&iface 0>;
+ clock-names = "core_clk", "ref_clk", "iface_clk";
+ max-clock-frequency-hz = <100000000 19200000 0>;
};