summaryrefslogblamecommitdiff
path: root/include/asm-xtensa/cache.h
blob: 3bba2a540cf087009415c58498dc06864336ab5f (plain) (tree) 
9a8fd5589902 ^

f30c2269544b ^

9a8fd5589902 ^




9a8fd5589902 ^







173d6681380a ^

9a8fd5589902 ^

173d6681380a ^



9a8fd5589902 ^

173d6681380a ^


6656920b0b50 ^









9a8fd5589902 ^

9a8fd5589902 ^


1

2

3
4
5
6

7
8
9
10
11
12
13

14

15

16
17
18

19

20
21

22
23
24
25
26
27
28
29
30

31

32
33

  
                             



                                                                             






                                 
                             
 


                                              
 

                                                             








                                                                         
 

                             
/*
 * include/asm-xtensa/cache.h
 *
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 *
 * (C) 2001 - 2005 Tensilica Inc.
 */

#ifndef _XTENSA_CACHE_H
#define _XTENSA_CACHE_H

#include <asm/variant/core.h>

#define L1_CACHE_SHIFT	XCHAL_DCACHE_LINEWIDTH
#define L1_CACHE_BYTES	XCHAL_DCACHE_LINESIZE
#define SMP_CACHE_BYTES	L1_CACHE_BYTES

#define DCACHE_WAY_SIZE	(XCHAL_DCACHE_SIZE/XCHAL_DCACHE_WAYS)
#define ICACHE_WAY_SIZE	(XCHAL_ICACHE_SIZE/XCHAL_ICACHE_WAYS)
#define DCACHE_WAY_SHIFT (XCHAL_DCACHE_SETWIDTH + XCHAL_DCACHE_LINEWIDTH)
#define ICACHE_WAY_SHIFT (XCHAL_ICACHE_SETWIDTH + XCHAL_ICACHE_LINEWIDTH)

/* Maximum cache size per way. */
#if DCACHE_WAY_SIZE >= ICACHE_WAY_SIZE
# define CACHE_WAY_SIZE DCACHE_WAY_SIZE
#else
# define CACHE_WAY_SIZE ICACHE_WAY_SIZE
#endif


#endif	/* _XTENSA_CACHE_H */