summaryrefslogblamecommitdiff
path: root/include/asm-x86_64/cache.h
blob: 052df758ae61e2df16550e7287d223a82401df8d (plain) (tree) 
1da177e4c3f4

f30c2269544b ^

1da177e4c3f4




1da177e4c3f4




1da177e4c3f4

5fd63b308569 ^












0b699e36b2d4 ^


1da177e4c3f4

1

2

3
4
5
6

7
8
9
10

11

12
13
14
15
16
17
18
19
20
21
22
23

24
25

26

  
                             



                            



                                                   
 











                                                                           

                                                                       
      
/*
 * include/asm-x86_64/cache.h
 */
#ifndef __ARCH_X8664_CACHE_H
#define __ARCH_X8664_CACHE_H


/* L1 cache line size */
#define L1_CACHE_SHIFT	(CONFIG_X86_L1_CACHE_SHIFT)
#define L1_CACHE_BYTES	(1 << L1_CACHE_SHIFT)

#ifdef CONFIG_X86_VSMP

/* vSMP Internode cacheline shift */
#define INTERNODE_CACHE_SHIFT (12)
#ifdef CONFIG_SMP
#define __cacheline_aligned_in_smp					\
       __attribute__((__aligned__(1 << (INTERNODE_CACHE_SHIFT))))         \
       __attribute__((__section__(".data.page_aligned")))
#endif

#endif

#define __read_mostly __attribute__((__section__(".data.read_mostly")))

#endif