summaryrefslogblamecommitdiff
path: root/arch/arm64/boot/dts/ti/k3-am65-iot2050-common-pg2.dtsi
blob: e73458ca69007d181867dbfcf9bb7cc93f488def (plain) (tree) 
614d47cc9303 ^



















































1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51



















































                                                                                               
// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) Siemens AG, 2021
 *
 * Authors:
 *   Chao Zeng <chao.zeng@siemens.com>
 *   Jan Kiszka <jan.kiszka@siemens.com>
 *
 * Common bits of the IOT2050 Basic and Advanced variants, PG2
 */

&main_pmx0 {
	cp2102n_reset_pin_default: cp2102n-reset-pin-default {
		pinctrl-single,pins = <
			/* (AF12) GPIO1_24, used as cp2102 reset */
			AM65X_IOPAD(0x01e0, PIN_OUTPUT, 7)
		>;
	};
};

&main_gpio1 {
	pinctrl-names = "default";
	pinctrl-0 = <&cp2102n_reset_pin_default>;
	gpio-line-names =
		"", "", "", "", "", "", "", "", "", "",
		"", "", "", "", "", "", "", "", "", "",
		"", "", "", "", "CP2102N-RESET";
};

&dss {
	/* Workaround needed to get DP clock of 154Mhz */
	assigned-clocks = <&k3_clks 67 0>;
};

&serdes0 {
	assigned-clocks = <&k3_clks 153 4>, <&serdes0 AM654_SERDES_CMU_REFCLK>;
	assigned-clock-parents = <&k3_clks 153 7>, <&k3_clks 153 4>;
};

&dwc3_0 {
	assigned-clock-parents = <&k3_clks 151 4>,  /* set REF_CLK to 20MHz i.e. PER0_PLL/48 */
				 <&k3_clks 151 8>;  /* set PIPE3_TXB_CLK to WIZ8B2M4VSB */
	phys = <&serdes0 PHY_TYPE_USB3 0>;
	phy-names = "usb3-phy";
};

&usb0 {
	maximum-speed = "super-speed";
	snps,dis-u1-entry-quirk;
	snps,dis-u2-entry-quirk;
};