summaryrefslogblamecommitdiff
path: root/arch/arm/boot/dts/meson6.dtsi
blob: 4716030a48d0ddf4aef87e5bee67de926b79e986 (plain) (tree) 
68b3f115137a ^

6b112e241421 ^


6b112e241421 ^


7a16f06b90ab ^

6b112e241421 ^





6b112e241421 ^







550ab390d7c6 ^

6b112e241421 ^






550ab390d7c6 ^

6b112e241421 ^




2fc6f3773733 ^








6b112e241421 ^






ec9b59162fd8 ^

2cb51a8ddd69 ^



ec9b59162fd8 ^

7b141abe4aa1 ^





ec9b59162fd8 ^



















1

2
3

4
5

6

7
8
9
10
11

12
13
14
15
16
17
18

19

20
21
22
23
24
25

26

27
28
29
30

31
32
33
34
35
36
37
38

39
40
41
42
43
44

45

46
47
48

49

50
51
52
53
54

55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73

                                          

                                                 

   
                     




                                      






                                                     
                                                 





                                                     
                                                 



                                      







                                                  





                                              
 


                            
 




                                     


















                                             
// SPDX-License-Identifier: GPL-2.0 OR MIT
/*
 * Copyright 2014 Carlo Caione <carlo@caione.org>
 */

#include "meson.dtsi"

/ {
	model = "Amlogic Meson6 SoC";
	compatible = "amlogic,meson6";

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@200 {
			device_type = "cpu";
			compatible = "arm,cortex-a9";
			next-level-cache = <&L2>;
			reg = <0x200>;
		};

		cpu@201 {
			device_type = "cpu";
			compatible = "arm,cortex-a9";
			next-level-cache = <&L2>;
			reg = <0x201>;
		};
	};

	apb2: bus@d0000000 {
		compatible = "simple-bus";
		reg = <0xd0000000 0x40000>;
		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0x0 0xd0000000 0x40000>;
	};

	clk81: clk@0 {
		#clock-cells = <0>;
		compatible = "fixed-clock";
		clock-frequency = <200000000>;
	};
}; /* end of / */

&efuse {
	status = "disabled";
};

&timer_abcde {
	clocks = <&xtal>, <&clk81>;
	clock-names = "xtal", "pclk";
};

&uart_AO {
	clocks = <&xtal>, <&clk81>, <&clk81>;
	clock-names = "xtal", "pclk", "baud";
};

&uart_A {
	clocks = <&xtal>, <&clk81>, <&clk81>;
	clock-names = "xtal", "pclk", "baud";
};

&uart_B {
	clocks = <&xtal>, <&clk81>, <&clk81>;
	clock-names = "xtal", "pclk", "baud";
};

&uart_C {
	clocks = <&xtal>, <&clk81>, <&clk81>;
	clock-names = "xtal", "pclk", "baud";
};