summaryrefslogblamecommitdiff
path: root/arch/arm/boot/dts/armada-xp-98dx4251.dtsi
blob: 7a9e8839880b07a7d839d5e3c53e558819c81321 (plain) (tree) 
d816b3cc77e4 ^

3f81df559fb1 ^





3f81df559fb1 ^








43e28ba87708 ^

3f81df559fb1 ^





































948e7d98e666 ^

3f81df559fb1 ^

1

2
3
4
5
6

7
8
9
10
11
12
13
14

15

16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52

53

54

                                             




                                                           







                                                                 
                                                                                                       




































                                                                            
                                            
  
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Device Tree Include file for Marvell 98dx4521 family SoC
 *
 * Copyright (C) 2016 Allied Telesis Labs
 *
 * Contains definitions specific to the 98dx4521 SoC that are not
 * common to all Armada XP SoCs.
 */

#include "armada-xp-98dx3236.dtsi"

/ {
	model = "Marvell 98DX4251 SoC";
	compatible = "marvell,armadaxp-98dx4251", "marvell,armadaxp-98dx3236", "marvell,armada-370-xp";

	cpus {
		cpu@1 {
			device_type = "cpu";
			compatible = "marvell,sheeva-v7";
			reg = <1>;
			clocks = <&cpuclk 1>;
			clock-latency = <1000000>;
		};
	};

	soc {
		internal-regs {
			resume@20980 {
				compatible = "marvell,98dx3336-resume-ctrl";
				reg = <0x20980 0x10>;
			};
		};
	};
};

&sdio {
	status = "okay";
};

&pinctrl {
	compatible = "marvell,98dx4251-pinctrl";

	sdio_pins: sdio-pins {
		marvell,pins = "mpp5", "mpp6", "mpp7",
			       "mpp8", "mpp9", "mpp10";
		marvell,function = "sd0";
	};
};

&pp0 {
	compatible = "marvell,prestera-98dx4251";
	interrupts = <33>, <34>, <35>, <36>;
};