<feed xmlns='http://www.w3.org/2005/Atom'>
<title>lwn.git/sound/soc/codecs/sta32x.c, branch v3.2-rc3</title>
<subtitle>Linux kernel documentation tree maintained by Jonathan Corbet</subtitle>
<id>http://mirrors.hust.edu.cn/git/lwn.git/atom?h=v3.2-rc3</id>
<link rel='self' href='http://mirrors.hust.edu.cn/git/lwn.git/atom?h=v3.2-rc3'/>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/lwn.git/'/>
<updated>2011-10-13T10:50:05+00:00</updated>
<entry>
<title>ASoC: sta32x: Write the register default value to cache for reserved registers</title>
<updated>2011-10-13T10:50:05+00:00</updated>
<author>
<name>Axel Lin</name>
<email>axel.lin@gmail.com</email>
</author>
<published>2011-10-13T06:57:31+00:00</published>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/lwn.git/commit/?id=edf413f689e930011bf39ec726f704af99d7263b'/>
<id>urn:sha1:edf413f689e930011bf39ec726f704af99d7263b</id>
<content type='text'>
Chip documentation explicitly requires that the reset values
of reserved register bits are left untouched.

codec-&gt;hw_read is broken now.
Here we use below trick to avoid writing to reserved registers while resume.
Write the register default value to cache for reserved registers,
so the write to the these registers are suppressed by the cache
restore code when it skips writes of default registers.

Signed-off-by: Axel Lin &lt;axel.lin@gmail.com&gt;
Signed-off-by: Mark Brown &lt;broonie@opensource.wolfsonmicro.com&gt;
</content>
</entry>
<entry>
<title>ASoC: sta32x: Set reg_cache_default to sta32x_regs</title>
<updated>2011-10-13T10:50:05+00:00</updated>
<author>
<name>Axel Lin</name>
<email>axel.lin@gmail.com</email>
</author>
<published>2011-10-13T06:40:08+00:00</published>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/lwn.git/commit/?id=f0bbc2b55f47f93286bb1b9ddbdb8ffed3572064'/>
<id>urn:sha1:f0bbc2b55f47f93286bb1b9ddbdb8ffed3572064</id>
<content type='text'>
Signed-off-by: Axel Lin &lt;axel.lin@gmail.com&gt;
Signed-off-by: Mark Brown &lt;broonie@opensource.wolfsonmicro.com&gt;
</content>
</entry>
<entry>
<title>ASoC: sta32x: Move resource allocation and release to the corresponding callback functions</title>
<updated>2011-08-18T16:25:56+00:00</updated>
<author>
<name>Axel Lin</name>
<email>axel.lin@gmail.com</email>
</author>
<published>2011-08-18T07:31:04+00:00</published>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/lwn.git/commit/?id=e3d73c1bbf08b9abd3f56293796ba7b5c15008f5'/>
<id>urn:sha1:e3d73c1bbf08b9abd3f56293796ba7b5c15008f5</id>
<content type='text'>
This patch includes below small fixes:

1. Move sta32x_set_bias_level() from sta32x_i2c_remove() to sta32x_remove().
2. Remove a redundant regulator_bulk_free() call in sta32x_i2c_remove(),
   as we will call regulator_bulk_free() in sta32x_remove().
3. Remove unneeded snd_soc_codec_set_drvdata(codec, NULL) in sta32x_i2c_remove.
   The i2c core will set the clientdata to NULL.

Signed-off-by: Axel Lin &lt;axel.lin@gmail.com&gt;
Johannes Stezenbach &lt;js@sig21.net&gt;
Acked-by: Liam Girdwood &lt;lrg@ti.com&gt;
Signed-off-by: Mark Brown &lt;broonie@opensource.wolfsonmicro.com&gt;
</content>
</entry>
<entry>
<title>ASoC: sta32x: shortcut the for loop to get ir and mcs</title>
<updated>2011-08-15T13:54:11+00:00</updated>
<author>
<name>Axel Lin</name>
<email>axel.lin@gmail.com</email>
</author>
<published>2011-08-14T03:31:04+00:00</published>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/lwn.git/commit/?id=a595238bad3d11b26d00bbda4ccbd38fe107cd1e'/>
<id>urn:sha1:a595238bad3d11b26d00bbda4ccbd38fe107cd1e</id>
<content type='text'>
There is exactly one match or no match at all during the for loop iteration,
thus we can break from the for loop once a match is found.

Signed-off-by: Axel Lin &lt;axel.lin@gmail.com&gt;
Acked-by: Johannes Stezenbach &lt;js@sig21.net&gt;
Signed-off-by: Mark Brown &lt;broonie@opensource.wolfsonmicro.com&gt;
</content>
</entry>
<entry>
<title>ASoC: sta32x: Fix a memory leak if snd_soc_register_codec fails</title>
<updated>2011-08-15T13:28:52+00:00</updated>
<author>
<name>Axel Lin</name>
<email>axel.lin@gmail.com</email>
</author>
<published>2011-08-13T03:33:08+00:00</published>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/lwn.git/commit/?id=161d55c3ec4c7e26c96b11dc86caea0b3c9c6b0f'/>
<id>urn:sha1:161d55c3ec4c7e26c96b11dc86caea0b3c9c6b0f</id>
<content type='text'>
Signed-off-by: Axel Lin &lt;axel.lin@gmail.com&gt;
Signed-off-by: Mark Brown &lt;broonie@opensource.wolfsonmicro.com&gt;
</content>
</entry>
<entry>
<title>ASoC: STA32x: Preserve reserved register bits</title>
<updated>2011-07-13T15:24:32+00:00</updated>
<author>
<name>Johannes Stezenbach</name>
<email>js@sig21.net</email>
</author>
<published>2011-07-11T15:01:24+00:00</published>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/lwn.git/commit/?id=889ebae537f5cd3adfd149160b8092217de3cff0'/>
<id>urn:sha1:889ebae537f5cd3adfd149160b8092217de3cff0</id>
<content type='text'>
Chip documentation explicitly requires that the reset values
of reserved register bits are left untouched.  It is possible
there are differences between STA326 and STA328 or future
chip revisions in these bits, and clobbering them might
cause malfunction.

Signed-off-by: Johannes Stezenbach &lt;js@sig21.net&gt;
Signed-off-by: Mark Brown &lt;broonie@opensource.wolfsonmicro.com&gt;
</content>
</entry>
<entry>
<title>ASoC: STA32x: Add mixer controls for biquad coefficients</title>
<updated>2011-07-13T15:24:31+00:00</updated>
<author>
<name>Johannes Stezenbach</name>
<email>js@sig21.net</email>
</author>
<published>2011-07-11T15:01:23+00:00</published>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/lwn.git/commit/?id=796884391504426e9da15bdf76f73c5f4eda3714'/>
<id>urn:sha1:796884391504426e9da15bdf76f73c5f4eda3714</id>
<content type='text'>
The STA32x has a number of preset EQ settings, but also
allows full user control of the biquad filter coeffcients
(when "Automode EQ" is set to "User").
Each biquad has five signed, 24bit, fixed-point coefficients
representing the range -1...1.  The five biquad coefficients
can be uploaded in one atomic operation into on-chip
coefficient RAM.
There are also a few prescale, postscale and mixing
coefficients, in the same numeric format and range
(a negative coefficient inverts phase).

These coefficients are made available as SNDRV_CTL_ELEM_TYPE_BYTES
mixer controls.

Signed-off-by: Johannes Stezenbach &lt;js@sig21.net&gt;
Signed-off-by: Mark Brown &lt;broonie@opensource.wolfsonmicro.com&gt;
</content>
</entry>
<entry>
<title>ASoC: add STA32X codec driver</title>
<updated>2011-06-22T18:10:59+00:00</updated>
<author>
<name>Johannes Stezenbach</name>
<email>js@sig21.net</email>
</author>
<published>2011-06-22T12:59:24+00:00</published>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/lwn.git/commit/?id=c034abf6e5039cbbe691de37903c514c1033bf75'/>
<id>urn:sha1:c034abf6e5039cbbe691de37903c514c1033bf75</id>
<content type='text'>
Signed-off-by: Johannes Stezenbach &lt;js@sig21.net&gt;
[zonque@gmail.com: transform to new ASoC structure]
Signed-off-by: Daniel Mack &lt;zonque@gmail.com&gt;
Acked-by: Liam Girdwood &lt;lrg@ti.com&gt;
Signed-off-by: Mark Brown &lt;broonie@opensource.wolfsonmicro.com&gt;
</content>
</entry>
</feed>
