<feed xmlns='http://www.w3.org/2005/Atom'>
<title>lwn.git/drivers/net/wireless/ath/ath9k/ar9003_hw.c, branch v4.4.27</title>
<subtitle>Linux kernel documentation tree maintained by Jonathan Corbet</subtitle>
<id>http://mirrors.hust.edu.cn/git/lwn.git/atom?h=v4.4.27</id>
<link rel='self' href='http://mirrors.hust.edu.cn/git/lwn.git/atom?h=v4.4.27'/>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/lwn.git/'/>
<updated>2015-10-14T11:15:55+00:00</updated>
<entry>
<title>ath9k: rename ini_modes_rxgain_5g_xlna to ini_modes_rxgain_xlna</title>
<updated>2015-10-14T11:15:55+00:00</updated>
<author>
<name>Miaoqing Pan</name>
<email>miaoqing@codeaurora.org</email>
</author>
<published>2015-09-29T05:24:36+00:00</published>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/lwn.git/commit/?id=871d0051f06030bfddd5971ef2afc1eb7291ab4e'/>
<id>urn:sha1:871d0051f06030bfddd5971ef2afc1eb7291ab4e</id>
<content type='text'>
rename the variable as preparation for using the array with 2.4 GHz
band, etc.

Signed-off-by: Miaoqing Pan &lt;miaoqing@codeaurora.org&gt;
Signed-off-by: Kalle Valo &lt;kvalo@codeaurora.org&gt;
</content>
</entry>
<entry>
<title>ath9k: Register private AIC ops</title>
<updated>2015-03-20T06:27:17+00:00</updated>
<author>
<name>Sujith Manoharan</name>
<email>c_manoha@qca.qualcomm.com</email>
</author>
<published>2015-03-14T05:57:48+00:00</published>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/lwn.git/commit/?id=637625f2db844289058f9af7672a57c094cc97e2'/>
<id>urn:sha1:637625f2db844289058f9af7672a57c094cc97e2</id>
<content type='text'>
AIC can be disabled or enabled on a per-card
basis using MCI configuration, so register a function
to check its status.

Signed-off-by: Sujith Manoharan &lt;c_manoha@qca.qualcomm.com&gt;
Signed-off-by: Kalle Valo &lt;kvalo@codeaurora.org&gt;
</content>
</entry>
<entry>
<title>ath9k: Check allowed PCIE powersave configuration</title>
<updated>2015-03-13T13:19:34+00:00</updated>
<author>
<name>Sujith Manoharan</name>
<email>c_manoha@qca.qualcomm.com</email>
</author>
<published>2015-03-09T08:50:09+00:00</published>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/lwn.git/commit/?id=93f7d6f3d5aa86bc9cce38a1d7eb71524ac85e0b'/>
<id>urn:sha1:93f7d6f3d5aa86bc9cce38a1d7eb71524ac85e0b</id>
<content type='text'>
When assigning the initvals for PCIE sleep/awake
registers, check the configuration that has been
assigned to pll_pwrsave during initialization. Also,
display a warning if we don't have valid arrays.

Signed-off-by: Sujith Manoharan &lt;c_manoha@qca.qualcomm.com&gt;
Signed-off-by: Kalle Valo &lt;kvalo@codeaurora.org&gt;
</content>
</entry>
<entry>
<title>ath9k: Fix PLL powersave for AR9485</title>
<updated>2015-03-13T13:19:30+00:00</updated>
<author>
<name>Sujith Manoharan</name>
<email>c_manoha@qca.qualcomm.com</email>
</author>
<published>2015-03-09T08:50:07+00:00</published>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/lwn.git/commit/?id=afa7e6dbd91d3d9e18d224116353087082479dc5'/>
<id>urn:sha1:afa7e6dbd91d3d9e18d224116353087082479dc5</id>
<content type='text'>
Use the value in ah-&gt;config.pll_pwrsave to determine
which array needs to be loaded. Also, initialize
pll_pwrsave to 1 by default.

Signed-off-by: Sujith Manoharan &lt;c_manoha@qca.qualcomm.com&gt;
Signed-off-by: Kalle Valo &lt;kvalo@codeaurora.org&gt;
</content>
</entry>
<entry>
<title>ath9k: Add initvals for QCA956x</title>
<updated>2015-01-15T12:24:59+00:00</updated>
<author>
<name>Miaoqing Pan</name>
<email>miaoqing@qca.qualcomm.com</email>
</author>
<published>2014-12-19T01:03:57+00:00</published>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/lwn.git/commit/?id=635d7c50a0ce1930ccf9572d821255cc4c175818'/>
<id>urn:sha1:635d7c50a0ce1930ccf9572d821255cc4c175818</id>
<content type='text'>
Signed-off-by: Miaoqing Pan &lt;miaoqing@qca.qualcomm.com&gt;
Signed-off-by: Sujith Manoharan &lt;c_manoha@qca.qualcomm.com&gt;
Signed-off-by: Kalle Valo &lt;kvalo@codeaurora.org&gt;
</content>
</entry>
<entry>
<title>ath9k: Use new QCA953x initvals</title>
<updated>2014-11-17T20:32:15+00:00</updated>
<author>
<name>Miaoqing Pan</name>
<email>miaoqing@qca.qualcomm.com</email>
</author>
<published>2014-11-16T00:41:01+00:00</published>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/lwn.git/commit/?id=46270d077a761e72fc6ea5ec5a76c5ef2e61782b'/>
<id>urn:sha1:46270d077a761e72fc6ea5ec5a76c5ef2e61782b</id>
<content type='text'>
This patch updates the initvals for QCA953x v1.1 and v2.0

Signed-off-by: Miaoqing Pan &lt;miaoqing@qca.qualcomm.com&gt;
Signed-off-by: Sujith Manoharan &lt;c_manoha@qca.qualcomm.com&gt;
Signed-off-by: John W. Linville &lt;linville@tuxdriver.com&gt;
</content>
</entry>
<entry>
<title>ath9k_hw: remove support for UB124 tx gain table</title>
<updated>2014-10-27T18:16:18+00:00</updated>
<author>
<name>Felix Fietkau</name>
<email>nbd@openwrt.org</email>
</author>
<published>2014-10-25T15:19:27+00:00</published>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/lwn.git/commit/?id=257b5bc6803738c0c87aa675ee8437f07dd64b44'/>
<id>urn:sha1:257b5bc6803738c0c87aa675ee8437f07dd64b44</id>
<content type='text'>
UB124 is a USB based reference design not supported by ath9k or
ath9k_htc.

Signed-off-by: Felix Fietkau &lt;nbd@openwrt.org&gt;
Signed-off-by: John W. Linville &lt;linville@tuxdriver.com&gt;
</content>
</entry>
<entry>
<title>ath9k_hw: Add QCA953x 2.0 initvals</title>
<updated>2014-06-25T19:40:37+00:00</updated>
<author>
<name>Rajkumar Manoharan</name>
<email>rmanohar@qti.qualcomm.com</email>
</author>
<published>2014-06-24T16:57:37+00:00</published>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/lwn.git/commit/?id=c01a72987162fb7b29769522c0a55aae7a203ccc'/>
<id>urn:sha1:c01a72987162fb7b29769522c0a55aae7a203ccc</id>
<content type='text'>
Signed-off-by: Rajkumar Manoharan &lt;rmanohar@qti.qualcomm.com&gt;
Signed-off-by: John W. Linville &lt;linville@tuxdriver.com&gt;
</content>
</entry>
<entry>
<title>ath9k: Initialize QCA953x INI arrays</title>
<updated>2014-01-03T20:37:00+00:00</updated>
<author>
<name>Sujith Manoharan</name>
<email>c_manoha@qca.qualcomm.com</email>
</author>
<published>2013-12-31T02:42:01+00:00</published>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/lwn.git/commit/?id=b6b5730de492215d84d1073a4a27aca32535af8b'/>
<id>urn:sha1:b6b5730de492215d84d1073a4a27aca32535af8b</id>
<content type='text'>
Signed-off-by: Sujith Manoharan &lt;c_manoha@qca.qualcomm.com&gt;
Signed-off-by: John W. Linville &lt;linville@tuxdriver.com&gt;
</content>
</entry>
<entry>
<title>ath9k: Fix MAC HW hang check for AR9003</title>
<updated>2014-01-03T20:36:57+00:00</updated>
<author>
<name>Sujith Manoharan</name>
<email>c_manoha@qca.qualcomm.com</email>
</author>
<published>2013-12-24T05:14:20+00:00</published>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/lwn.git/commit/?id=222e04830ff08428edeb7909fd45a7eef39e84a8'/>
<id>urn:sha1:222e04830ff08428edeb7909fd45a7eef39e84a8</id>
<content type='text'>
The current method of identifying MAC hangs is
convoluted and also, the signatures are wrong and
don't apply to all the chips in the AR9003 family.
Fix this by cleaning up the code and checking for
the correct hang signatures.

Signed-off-by: Sujith Manoharan &lt;c_manoha@qca.qualcomm.com&gt;
Signed-off-by: John W. Linville &lt;linville@tuxdriver.com&gt;
</content>
</entry>
</feed>
