<feed xmlns='http://www.w3.org/2005/Atom'>
<title>lwn.git/arch/mips/include, branch v2.6.31-rc1</title>
<subtitle>Linux kernel documentation tree maintained by Jonathan Corbet</subtitle>
<id>http://mirrors.hust.edu.cn/git/lwn.git/atom?h=v2.6.31-rc1</id>
<link rel='self' href='http://mirrors.hust.edu.cn/git/lwn.git/atom?h=v2.6.31-rc1'/>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/lwn.git/'/>
<updated>2009-06-24T17:34:40+00:00</updated>
<entry>
<title>MIPS: Cavium: Add CPU hotplugging code.</title>
<updated>2009-06-24T17:34:40+00:00</updated>
<author>
<name>Ralf Baechle</name>
<email>ralf@linux-mips.org</email>
</author>
<published>2009-06-23T09:36:38+00:00</published>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/lwn.git/commit/?id=773cb77d0e32f0a3c36edf5aaeb9642c18038cd2'/>
<id>urn:sha1:773cb77d0e32f0a3c36edf5aaeb9642c18038cd2</id>
<content type='text'>
Thanks to Cavium Inc. for the code contribution and help.

Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
<entry>
<title>MIPS: Add arch generic CPU hotplug</title>
<updated>2009-06-24T17:34:40+00:00</updated>
<author>
<name>Ralf Baechle</name>
<email>ralf@linux-mips.org</email>
</author>
<published>2009-06-23T09:00:31+00:00</published>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/lwn.git/commit/?id=1b2bc75c1bde6581d2694cb3ed7fb06b69685008'/>
<id>urn:sha1:1b2bc75c1bde6581d2694cb3ed7fb06b69685008</id>
<content type='text'>
Each platform has to add support for CPU hotplugging itself by providing
suitable definitions for the cpu_disable and cpu_die of the smp_ops
methods and setting SYS_SUPPORTS_HOTPLUG_CPU.  A platform should only set
SYS_SUPPORTS_HOTPLUG_CPU once all it's smp_ops definitions have the
necessary changes.  This patch contains the changes to the dummy smp_ops
definition for uni-processor systems.

Parts of the code contributed by Cavium Inc.

Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
<entry>
<title>MIPS: Build fix - include &lt;linux/smp.h&gt; into all smp_processor_id() users.</title>
<updated>2009-06-24T17:34:39+00:00</updated>
<author>
<name>Ralf Baechle</name>
<email>ralf@linux-mips.org</email>
</author>
<published>2009-06-19T13:05:26+00:00</published>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/lwn.git/commit/?id=631330f5847b3f8a7ea67d689e9f7c56833ccaa6'/>
<id>urn:sha1:631330f5847b3f8a7ea67d689e9f7c56833ccaa6</id>
<content type='text'>
Some of the were relying into smp.h being dragged in by another header
which of course is fragile.  &lt;asm/cpu-info.h&gt; uses smp_processor_id()
only in macros and including smp.h there leads to an include loop, so
don't change cpu-info.h.

Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
<entry>
<title>MIPS: bug.h Build fix - include &lt;linux/compiler.h&gt;.</title>
<updated>2009-06-24T17:34:38+00:00</updated>
<author>
<name>Ralf Baechle</name>
<email>ralf@linux-mips.org</email>
</author>
<published>2009-06-19T12:51:28+00:00</published>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/lwn.git/commit/?id=0ca5921e791fb2011d4d6de787f6485b3900703d'/>
<id>urn:sha1:0ca5921e791fb2011d4d6de787f6485b3900703d</id>
<content type='text'>
In the past this file somehow used to be dragged in.

Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
<entry>
<title>Delete pcibios_select_root</title>
<updated>2009-06-17T21:04:42+00:00</updated>
<author>
<name>Matthew Wilcox</name>
<email>willy@linux.intel.com</email>
</author>
<published>2009-06-17T20:33:34+00:00</published>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/lwn.git/commit/?id=a6c140969b4685f9b9f6773c0760f55ca66d1825'/>
<id>urn:sha1:a6c140969b4685f9b9f6773c0760f55ca66d1825</id>
<content type='text'>
This function was only used by pci_claim_resource(), and the last commit
deleted that use.

Signed-off-by: Matthew Wilcox &lt;willy@linux.intel.com&gt;
Signed-off-by: Linus Torvalds &lt;torvalds@linux-foundation.org&gt;
</content>
</entry>
<entry>
<title>MIPS: Add hibernation support</title>
<updated>2009-06-17T10:06:31+00:00</updated>
<author>
<name>Wu Zhangjin</name>
<email>wuzj@lemote.com</email>
</author>
<published>2009-06-04T12:27:10+00:00</published>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/lwn.git/commit/?id=363c55cae53742f3f685a1814912c6d4fda245b4'/>
<id>urn:sha1:363c55cae53742f3f685a1814912c6d4fda245b4</id>
<content type='text'>
[Ralf: SMP support requires CPU hotplugging which MIPS currently doesn't
support.  As implemented in this patch cache and tlb flushing will also be
invoked with interrupts disabled so smp_call_function() will blow up in
charming ways.  So limit to !SMP.]

Reviewed-by: Pavel Machek &lt;pavel@ucw.cz&gt;
Reviewed-by: Yan Hua &lt;yanh@lemote.com&gt;
Reviewed-by: Arnaud Patard &lt;apatard@mandriva.com&gt;
Reviewed-by: Atsushi Nemoto &lt;anemo@mba.ocn.ne.jp&gt;
Signed-off-by: Wu Zhangjin &lt;wuzj@lemote.com&gt;
Signed-off-by: Hu Hongbing &lt;huhb@lemote.com&gt;
Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
<entry>
<title>MIPS: Move Cavium CP0 hwrena impl bits to cpu-feature-overrides.h</title>
<updated>2009-06-17T10:06:31+00:00</updated>
<author>
<name>David Daney</name>
<email>ddaney@caviumnetworks.com</email>
</author>
<published>2009-05-13T22:59:56+00:00</published>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/lwn.git/commit/?id=4bb1a1089e321d685967032497f4363081eab3a9'/>
<id>urn:sha1:4bb1a1089e321d685967032497f4363081eab3a9</id>
<content type='text'>
We had an ugly #ifdef for Cavium Octeon hwrena bits in traps.c, remove
it to mach-cavium-octeon/cpu-feature-overrides.h

Signed-off-by: David Daney &lt;ddaney@caviumnetworks.com&gt;
Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
<entry>
<title>MIPS: Allow CPU specific overriding of CP0 hwrena impl bits.</title>
<updated>2009-06-17T10:06:31+00:00</updated>
<author>
<name>David Daney</name>
<email>ddaney@caviumnetworks.com</email>
</author>
<published>2009-05-13T22:59:55+00:00</published>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/lwn.git/commit/?id=fbeda19f82aa07082d2e1607a9f5114141dae2ac'/>
<id>urn:sha1:fbeda19f82aa07082d2e1607a9f5114141dae2ac</id>
<content type='text'>
Some CPUs have implementation dependent rdhwr registers.  Allow them
to be enabled on a per CPU basis.

Signed-off-by: David Daney &lt;ddaney@caviumnetworks.com&gt;
Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
<entry>
<title>MIPS: Add hugetlbfs page defines.</title>
<updated>2009-06-17T10:06:30+00:00</updated>
<author>
<name>David Daney</name>
<email>ddaney@caviumnetworks.com</email>
</author>
<published>2009-05-28T00:47:43+00:00</published>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/lwn.git/commit/?id=dd7943920b492d9d8a79080fe05e25ecd7e10bc3'/>
<id>urn:sha1:dd7943920b492d9d8a79080fe05e25ecd7e10bc3</id>
<content type='text'>
Signed-off-by: David Daney &lt;ddaney@caviumnetworks.com&gt;
Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
<entry>
<title>MIPS: Add support files for hugetlbfs.</title>
<updated>2009-06-17T10:06:30+00:00</updated>
<author>
<name>David Daney</name>
<email>ddaney@caviumnetworks.com</email>
</author>
<published>2009-05-28T00:47:42+00:00</published>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/lwn.git/commit/?id=50a41ff292fafe1e937102be23464b54fed8b78c'/>
<id>urn:sha1:50a41ff292fafe1e937102be23464b54fed8b78c</id>
<content type='text'>
Signed-off-by: David Daney &lt;ddaney@caviumnetworks.com&gt;
Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
</feed>
