<feed xmlns='http://www.w3.org/2005/Atom'>
<title>linux-next.git/drivers/pinctrl/intel/pinctrl-intel.c, branch master</title>
<subtitle>Linux kernel latest source</subtitle>
<id>http://mirrors.hust.edu.cn/git/linux-next.git/atom?h=master</id>
<link rel='self' href='http://mirrors.hust.edu.cn/git/linux-next.git/atom?h=master'/>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/linux-next.git/'/>
<updated>2026-09-03T13:42:32+00:00</updated>
<entry>
<title>pinctrl: intel: Try to retrieve driver data for pure platform drivers</title>
<updated>2026-09-03T13:42:32+00:00</updated>
<author>
<name>Andy Shevchenko</name>
<email>andriy.shevchenko@linux.intel.com</email>
</author>
<published>2026-09-03T11:46:14+00:00</published>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/linux-next.git/commit/?id=c016587866e573fa8dff50c3bdae9734c4418099'/>
<id>urn:sha1:c016587866e573fa8dff50c3bdae9734c4418099</id>
<content type='text'>
The Denverton pinctrl device can be instantiated by the Intel LPC
driver as an MFD platform device named "denverton-pinctrl".

On affected systems the platform device does not carry the INTC3000
ACPI match data itself. As a result, intel_pinctrl_probe_by_hid()
fails to obtain the SoC data using device_get_match_data() and
returns -ENODATA.

This might be also true for other platforms that can be enumerated
by ACPI _HID. Fix the above by trying the pure platform driver data
in case the firmware node is not set or doesn't carry the necessary
information.

Reported-by: Radek Válko &lt;rvalko@lipicko.cz&gt;
Closes: https://lore.kernel.org/r/20260827184259.32386-1-rvalko@lipicko.cz
Tested-by: Radek Válko &lt;rvalko@lipicko.cz&gt;
Acked-by: Mika Westerberg &lt;mika.westerberg@linux.intel.com&gt;
Signed-off-by: Andy Shevchenko &lt;andriy.shevchenko@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>pinctrl: intel: constify parameter in intel_pinctrl_get_soc_data()</title>
<updated>2026-09-03T13:42:32+00:00</updated>
<author>
<name>Andy Shevchenko</name>
<email>andriy.shevchenko@linux.intel.com</email>
</author>
<published>2026-09-03T11:46:13+00:00</published>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/linux-next.git/commit/?id=c824f2278af4e072ce7b796189af72315c195cf3'/>
<id>urn:sha1:c824f2278af4e072ce7b796189af72315c195cf3</id>
<content type='text'>
The parameter of intel_pinctrl_get_soc_data() is not going to be modified.
Mark it with const qualifier.

Suggested-by: Mika Westerberg &lt;mika.westerberg@linux.intel.com&gt;
Acked-by: Mika Westerberg &lt;mika.westerberg@linux.intel.com&gt;
Signed-off-by: Andy Shevchenko &lt;andriy.shevchenko@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>pinctrl: intel: Move intel_pinctrl_get_soc_data() upper in the code</title>
<updated>2026-09-03T13:42:32+00:00</updated>
<author>
<name>Andy Shevchenko</name>
<email>andriy.shevchenko@linux.intel.com</email>
</author>
<published>2026-09-03T11:46:12+00:00</published>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/linux-next.git/commit/?id=5f29a103f2755afa4486da9cb7dc314f45ff8fa8'/>
<id>urn:sha1:5f29a103f2755afa4486da9cb7dc314f45ff8fa8</id>
<content type='text'>
While it's exported function, move it upper in the code to be on top
of the local user. This brings a consistency to the follow change
that will introduce similar helper for the intel_pinctrl_probe_by_hid().

Acked-by: Mika Westerberg &lt;mika.westerberg@linux.intel.com&gt;
Signed-off-by: Andy Shevchenko &lt;andriy.shevchenko@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>pinctrl: intel: Remove redundant dev_err_probe()</title>
<updated>2026-07-17T16:57:43+00:00</updated>
<author>
<name>Pan Chuang</name>
<email>panchuang@vivo.com</email>
</author>
<published>2026-07-17T10:58:45+00:00</published>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/linux-next.git/commit/?id=699fd26ba39c6659b9f5ebbdee9293b9b6936283'/>
<id>urn:sha1:699fd26ba39c6659b9f5ebbdee9293b9b6936283</id>
<content type='text'>
Since commit 55b48e23f5c4 ("genirq/devres: Add error handling in
devm_request_*_irq()"), devm_request_irq() automatically logs
detailed error messages on failure. Remove the now-redundant
driver-specific dev_err_probe() calls.

Signed-off-by: Pan Chuang &lt;panchuang@vivo.com&gt;
Signed-off-by: Andy Shevchenko &lt;andriy.shevchenko@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>pinctrl: intel: move PWM base computation past feature check</title>
<updated>2026-05-18T07:01:17+00:00</updated>
<author>
<name>Stepan Ionichev</name>
<email>sozdayvek@gmail.com</email>
</author>
<published>2026-05-17T16:15:30+00:00</published>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/linux-next.git/commit/?id=2b9ef70d3abe1eaa9b37253fd7765cf40ff2a5ad'/>
<id>urn:sha1:2b9ef70d3abe1eaa9b37253fd7765cf40ff2a5ad</id>
<content type='text'>
Compute base inside intel_pinctrl_probe_pwm() only after the
PINCTRL_FEATURE_PWM and CONFIG_PWM_LPSS checks have passed. Tidy
up; no functional change.

Suggested-by: Andy Shevchenko &lt;andy@kernel.org&gt;
Link: https://lore.kernel.org/linux-gpio/aglu5jy5SbW9Wjwj@ashevche-desk.local/
Signed-off-by: Stepan Ionichev &lt;sozdayvek@gmail.com&gt;
Acked-by: Mika Westerberg &lt;mika.westerberg@linux.intel.com&gt;
Signed-off-by: Andy Shevchenko &lt;andriy.shevchenko@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>pinctrl: intel: Enable 3-bit PAD_OWN feature</title>
<updated>2026-03-19T06:58:53+00:00</updated>
<author>
<name>Andy Shevchenko</name>
<email>andriy.shevchenko@linux.intel.com</email>
</author>
<published>2026-03-11T17:15:58+00:00</published>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/linux-next.git/commit/?id=1ca468e78ea97c3365befdd408f71bda4b295134'/>
<id>urn:sha1:1ca468e78ea97c3365befdd408f71bda4b295134</id>
<content type='text'>
Starting from revision 1.1 of the Chassis specification the PAD_OWN
is represented by 3 bits instead of 2 bits in the previous revisions.
Update the driver to support this feature.

Signed-off-by: Andy Shevchenko &lt;andriy.shevchenko@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>pinctrl: intel: Fix the revision for new features (1kOhm PD, HW debouncer)</title>
<updated>2026-03-19T06:58:53+00:00</updated>
<author>
<name>Andy Shevchenko</name>
<email>andriy.shevchenko@linux.intel.com</email>
</author>
<published>2026-03-11T17:14:04+00:00</published>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/linux-next.git/commit/?id=a4337a24d13e9e3b98a113e71d6b80dc5ed5f8c4'/>
<id>urn:sha1:a4337a24d13e9e3b98a113e71d6b80dc5ed5f8c4</id>
<content type='text'>
The 1kOhm pull down and hardware debouncer are features of the revision 0.92
of the Chassis specification. Fix that in the code accordingly.

Signed-off-by: Andy Shevchenko &lt;andriy.shevchenko@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>pinctrl: intel: Improve capability support</title>
<updated>2026-03-19T06:58:52+00:00</updated>
<author>
<name>Andy Shevchenko</name>
<email>andriy.shevchenko@linux.intel.com</email>
</author>
<published>2026-03-11T19:30:25+00:00</published>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/linux-next.git/commit/?id=340bba73c545bfc7e8fcbc5ee4c02f85088f024d'/>
<id>urn:sha1:340bba73c545bfc7e8fcbc5ee4c02f85088f024d</id>
<content type='text'>
The register space of a certain capability starts at the offset just after
the respective node in the capability list. It means that there are no fixed
offsets for them from SoC to SoC generation and they have to be calculated
at run-time. Improve capability support by adding the respective calculation
algorithm and in the result enable PWM on more platforms that currently may
use the wrong register.

Signed-off-by: Andy Shevchenko &lt;andriy.shevchenko@linux.intel.com&gt;
</content>
</entry>
<entry>
<title>pinctrl: intel: Align Copyright note with corporate guidelines</title>
<updated>2026-02-06T11:05:29+00:00</updated>
<author>
<name>Andy Shevchenko</name>
<email>andriy.shevchenko@linux.intel.com</email>
</author>
<published>2026-02-04T08:01:22+00:00</published>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/linux-next.git/commit/?id=6e544d87488505db8524e39e7bd1930bc6b85a6b'/>
<id>urn:sha1:6e544d87488505db8524e39e7bd1930bc6b85a6b</id>
<content type='text'>
The Copyright note must follow the

	Copyright (C) &lt;year(s)&gt; Intel Corporation

template, where (C) is always capitalised and &lt;year(s)&gt; either
a single year or a range. Update the Intel pin control drivers
to follow.

Signed-off-by: Andy Shevchenko &lt;andriy.shevchenko@linux.intel.com&gt;
Acked-by: Mika Westerberg &lt;mika.westerberg@linux.intel.com&gt;
Signed-off-by: Linus Walleij &lt;linusw@kernel.org&gt;
</content>
</entry>
<entry>
<title>pinctrl: intel: Remove duplicate error messages</title>
<updated>2026-01-28T13:26:27+00:00</updated>
<author>
<name>Andy Shevchenko</name>
<email>andriy.shevchenko@linux.intel.com</email>
</author>
<published>2026-01-28T13:09:25+00:00</published>
<link rel='alternate' type='text/html' href='http://mirrors.hust.edu.cn/git/linux-next.git/commit/?id=a887bcb4dc3e5050d889c2ac93b0b5282c83691e'/>
<id>urn:sha1:a887bcb4dc3e5050d889c2ac93b0b5282c83691e</id>
<content type='text'>
The pin control core is covered to report any error via message.
Since that it's not needed in the callers.

Acked-by: Mika Westerberg &lt;mika.westerberg@linux.intel.com&gt;
Signed-off-by: Andy Shevchenko &lt;andriy.shevchenko@linux.intel.com&gt;
</content>
</entry>
</feed>
